# UNIVAC II ANALYSIS OF INSTRUCTIONS

PX 696

January 1958

# Remington Rand Univac®

DIVISION OF SPERRY RAND CORPORATION UNIVAC PARK, ST. PAUL 16, MINNESOTA

#### UNIVAC II

## ANALYSIS OF INSTRUCTIONS

### VOLUME III

## TABLE OF CONTENTS

<u>Paragraph</u>	<u>Title</u>	Page
1.	General	1
2.	Glossary of Abbreviations and Symbols	3
3.	Analysis of Instructions	6
4.	Condensed Instruction Reference	83
5.	Description of Function Table Signals	90
	LIST OF ILLUSTRATIONS	
	DIST OF ILLUSTRATIONS	
Figure	<u>Title</u>	<u>Page</u>
1.	Logical Diagram, Function Table Signals	91

#### 1. GENERAL.

The "Analysis of Instructions" manual contains three sections relevant to the analysis and understanding of the routines performed by the computer. These sections include 1) a format which relates the discrete operations of each sequence by description, and with the corresponding control Function Table (FT) signal, in such a manner that the time of occurrence of each operation is clearly delineated; 2) a roster of the computer routines by code with the Function Table signals as they appear with regard to time of occurrence in the routine; and 3) a list of the Function Table signals with pertinent information concerning each signal.

The basic period in the performance of an instruction routine is the Program Counter (PC) step. Depending on the complexity of the routine, the number of PC steps varies: only one is required to conclude many instructions, while sixteen are required for the division, D, routine. Each PC step is comprised of two distinct cycles, the Time-out (TO) cycle and the Time-on cycle (exceptions to this occur in the division, multiplication, and shift routines). Time-out is always one minor cycle (91 pulse times) in duration. Time-on, however, exists for as long a period as is necessary to complete the operations required during a particular PC step. Time-out provides time for the FT signals to become fully alerted and to perform some operations that require no FT signals. Time-on determines the life of the FT signals and, therefore, is essentially the time in which the operations to be performed during a PC step are accomplished.

The Function Table signals provide most of the control necessary to accomplish the computer routines. Each FT signal provides a unique function, the proper combination of which enables the computer to execute the various instructions. There are 101 discrete FT signals. For purposes of identification these are numbered, the numbers ranging between 100 and 861. The appropriate FT

signals are alerted by a signal generated from the proper combination of the instruction character code and the PC step during which the routine produced by the FT signal is to occur. A descriptive presentation of the FT signal decoding is made in Figure 1, page 91.

The PC steps and the FT signals provide the basis for the instruction analysis. Subroutines occurring in the proper sequence produce the routines specified by the instructions.

# ANALYSIS OF INSTRUCTIONS

#### UNIVAC II

#### 2. GLOSSARY OF ABBREVIATIONS AND SYMBOLS.

AOC All Ones Checker

BC Binary Counter

BCI The binary counter which controls the order, right-hand or left-

hand, of reference to a word in register I.

BCM The binary counter which controls the order, right-hand or left-

hand, of reference to a word in main memory.

BCO The binary counter which controls the order, right-hand or left-

hand, of reference to a word in register 0.

BIR Backward Interlock Release signal

BP Backward Pick-up signal

CC The Control Counter

Comp Comparison

CR1 The 91 pulse register of the Control Register

CR2 The 42 pulse register of the Control Register

CT Conditional Transfer

CU The Cycling Unit

CY The Cycle Counter

EP Ending Pulse

FF Flip-flop

FIR Forward Interlock Release signal

FIR-BIR The Uniservo tape is in the First Block condition.

FT Function Table

FTIC The Function Table Intermediate Checker

FTOC The Function Table Output Checker

HSB The High-Speed Bus

IER The multipl<u>IER</u> signal

IER-OR A signal used by both multiplication and division routines

IO-INT Input-Output Interlock checker

ANALYSIS OF INSTRUCTION	UNIVAC II
IOS	Interrupted Operation Switch
IRG	Interlock Release Gate output
IRP	Interlock Release Pulse
LE	Leading Edge
LM	Left-hand section of the main memory
LSB	Least Significant Bit
LSD	Least Significant Digit
M <sub>1</sub>	The half-word magnetic switching core register of the rM Bit Plane Control
M <sub>2</sub>	The half-word magnetic-switching core register of the rI Bit Plane Control
МЗ	The half-word magnetic-switching core register of the rO Bit Plane Control
${\tt M_4}$	The half-word magnetic-switching core register of the Output Distributor
min	Minuend
MQC	The Multiplier-Quotient Counter
MQC-FT	The output matrix of MQC
MSD	Most Significant Digit
MTO	Memory Time Out
N <sub>5</sub>	The seven-bit magnetic-switching core register of the Input Distributor
nS	Uniservo selector signal
OE	Odd-Even
OEC	Odd-Even Checker
OR	The divis <u>OR</u> signal
PC	The Program Counter
PPI	Pulses per inch
PS	Pulse Stretcher
rA	The one-word A register

ANALYSIS OF INSTRUCTIONS	UNIVAC II
rF	The one-word F register
rI	The 60-word I register
<b>r</b> L	The one-word L register
rM	The 2000 word main memory register
RM	The right-hand section of the main memory
r0	The 60-word 0 register
RP	The Read Pick-up signal
rW	The ten-word W register
rX	The one-word X register
rZ	The 60-word Z register
S/NS	Signal/No Signal
S1CP	The subtraction signal generated in CP (operate the complementer)
SlX	The subtraction signal generated in MQC (operate the complementer)
S2	Switch inputs to AA
SC	Supervisory Control
SCI-CR	Type into CR from SC
sub	Subtrahend
t	t pulses - any of the timing pulses in the 91 pulse cycle generated by CU
TE	Trailing Edge
TO	Time-Out
TRI	Input section transfer pulses
TRO	Output section transfer pulses
TT	Test Terminal
TZ	Through-zero
WP	The Write Pick-up signal
Z	Decimal zero
( )	The contents of
<b>→</b>	Transmit
<u>m</u>	A word in rM from which a specified field is selected

Duplicated X register

 $\overline{rx}$ 

#### 3. ANALYSIS OF INSTRUCTIONS.

This section provides a detailed analysis of the various computer instructions. The instructions are listed in the binary order of the character code which specifies the routine. This code occupies the first-character position of the six-character instruction word. Where the instruction routine is altered by a symbol in the second character position, the routine is again presented but with the modification that has been made. An "F" in the second instruction character "field selects" the operand as it is transferred from storage and an "H" returns the results of an operation to storage. For the input-output operation, the second instruction character addresses the Uniservo required by the instruction. Other instruction modifications are made by use of the second instruction character. These are described in the instructions concerned. The "m" section of the instruction word designates an address in storage.

The analysis of each instruction begins with a shorthand presentation of the routine to be accomplished by the instruction. Following this, and organized with regard to time of occurrence; i.e., by PC steps, is a description of the functions performed by the various FT signals that are alerted for the routine. In the column to the right of the page is the number of the FT signal described. Appropriate footnotes are supplied where clarification or qualification is necessary.

The CY outputs of  $\beta$ ,  $\beta$  COMPUTE,  $\gamma$ , and  $\delta$  and the RETAIN INSTRUCTION routine are not considered instructions, but they do control FT signals as part of the automatic internal programming of the computer. The routine accomplished during these cycles and the FT signals required to perform these routines are described on page 7.

#### DESCRIPTION

Beta	$(CC) + 1 \rightarrow CC$ ; LH $(CR) \rightarrow SR$ Distributor	ĺ
	Set up adder for twelve-place addition.  Operate adder OE and sum comparison checkers.  Connect CR1 to SR Distributor Line.  Connect CC to adder min input, Cycling Unit	714 435 \ 204
	(000000 000001) to adder sub input. Clear CC and read the sum from the unbarred adder to CC. (Transfer to CC ends t12 of TO). Supply reset pulse to Overflow FF's	212 737
Beta Computer	(m) -> CR	
	Operate rM address exceeded and preset checkers.  Set BCM to RM  Operate HSB - OEC.  Operate HSB - AOC.  Set rM Read FF, set M1 cores.  Strobe, rM sense amplifiers.  Develop Serialize Pulse.  Connect HSB to CR, and clear CR.  Set MTO.  Supply EP.  (rM address sets up at t7 of Beta TO, unless overflow occurs, which delays Set-up until t35, thereby setting SR to Z*s.)	860 827 429 428 820 821 824 201 825 206
Gamma	RH(CR) -> SR Distributor; Execute LH instruction.  Connect CR1 to CR2.	203
	(LH Instruction sets up at t7 of Gamma TO)	203K
Delta	RH(CC) SR Distributor; Execute RH Instruction.	
	Connect CC to SR via CR2#.	850
	#RH Instruction is set up at t7 of Delta TO.	203K
RETAIN	Repeat routine performed during a selected CY cycle.	
INSTRUCTION	8 cycle: Inhibit FT 201, 204,212, 435 Alert FT 850	
	γ cycle: Inhibit FT 203 Alert FT 204, 203K and specified in- struction FT signals	
	8 cycle: Inhibit FT 850 Alert FT 203, 203K and specified in- struction FT signals	

INSTRUCTION	DESCRIPTION	FT
A O m 1.	<pre>(m) → rX; (rX) + (rA) → rA.  Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M1 cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rX. Operate rX clear gate. Set MTO. Step PC, set TO.</pre>	860 827 429 428 820 821 824 126 120 825 214
то	Compare (rA) and (rX).	NONE
2.	Operate adder for eleven-place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. (Transfer to rA ends at t12 of TO) Supply EP.	160 435 125 109 206
	*If decimal carry occurs from eleventh digit position, set Overflow FF. If second instruction digit is a minus sign, overflow sets Stop FF.	

INSTRUCTION DESCRIPTION FT A F m  $(\underline{m}) \longrightarrow rX$ ;  $(rX) + (rA) \longrightarrow rA$ 1. Operate rM address exceeded and preset checkers. 860 Set BCM to RM. 827 Operate HSB - OEC. 429 Operate HSB - AOC. 428 Set rM Read FF, set Ml Cores. 820 Strobe rM sense amplifiers. 821 Develop Serialize Pulse. 824 Connect HSB to rX. 126 Operate rX, clear gate. 120 Operate extract circuit in rF.\* 193 Set MTO. 825 Step PC, Set TO. 214 \*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero. OT Compare (rA) and (rX). NONE 2. Operate adder for eleven-place addition.\* 160 Operate adder OE and sum comparison checkers. 435 Connect rX to HSB. 125 Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA (Transfer to rA ends at t12 of TO). 109 Supply EP. 206

\*If decimal carry occurs from eleventh digit

position, set Overflow FF.

#### DESCRIPTION

A H m	$(m) \longrightarrow rX; (rA) + (rX) \longrightarrow rA; (rA) \longrightarrow m$	
1.	Operate rM address exceeded and preset checkers.  Set BCM to RM.  Operate HSB - OEC.  Operate HSB - AOC.  Set rM Read FF, set M1 Cores.  Strobe rM sense amplifiers.  Develop Serialize Pulse.  Connect HSB to rX.  Operate rX clear gate.  Set MTO.  Step PC, set TO.	860 827 429 428 820 821 824 126 120 825 214
то	Compare (rA) and (rX).	NONE
2.	Operate adder for eleven-place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer to rA ends at t12 of TO.) Step PC, set TO. *If decimal carry occurs from 11th digit position set Overflow FF. + FT206 is present, but its effect is suppressed by FT214.	160 435 125 109 214 206+
TO		
3.	Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M1 Cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 100 429 428 826 823 825 206

### DESCRIPTION

B O m	$(m) \longrightarrow rA$ , $rX$ .	
	Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M1 Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rA. Operate rA clear gate. Connect HSB to rX.	860 827 429 428 820 821 824 105 101
	Operate rX clear gate.	126 120
	Set MTO. Supply EP.	825 206
D. F		
BFm	$(\underline{m}) \longrightarrow rA, rX.$	
	Operate rM address exceeded and preset checkers.  Preset BCM to RM.	860 827
	Operate HSB - OEC.	429
	Operate HSB - AOC. Set rM Read FF, set M <sub>1</sub> Cores.	428 820
	Strobe rM sense amplifiers.	821
	Develop Serialize Pulse.	824
	Operate Extract Circuit in rF.* Connect HSB to rA.	193 105
	Operate rA clear gate.	101
	Connect HSB to rX. Operate rX clear gate.	126 120
	Set MTO.	825
	Supply EP.	206
	*Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is re- placed with a decimal zero.	

### UNIVAC II

INSTRUCTION	DESCRIPTION	FT
C O m	$(rA) \longrightarrow m; Z \longrightarrow rA$	
	Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M1 Cores. Develop Staticize Pulse. Operate rA clear gate. Connect CU (0000000 0000000) to rA. Set MTO. Supply EP.	860 100 429 428 826 823 101 108 825 206
D O m	(m) → rA; (rA) ÷ (rL) → rA rounded, rX unrounded	d
1.	Operate rM address exceeded and preset checker. Preset BCM to RM. Operate HSB - OEC. Operate HSB - AOC. Set rM Read FF, set M1 Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rA. Operate rA clear gate. Delete rX input to comparator, connect HSB.* Delete rA input to comparator, connect rL.* Preset BC-120 in MQC to non-complement position, thus alerting the non-complementing gates between MQC and MQC-FT. Clear MQC to decimal zero. Set MTO. Step PC, set TO.  *Sign comparison is performed between (rA) and (rL).	860 827 429 428 820 821 824 105 101 152 151

NSTRUCTION	DESCRIPTION	FT
D O m TO		
2.	Retain results of sign comparison in comparator. Operate rA clear gate. Operate rA left shift path (including sign).* Insert decimal zero in LSD position of rA. Set Repeat FF. Step PC, set TO.	159 101 103 171 226 214
то	*Shifting (rA) left deletes sign digit.	
3.	Retain results of sign comparison in comparator.  Operate adder for twelve-place addition.  Operate adder OE and sum comparison checkers.  Connect rL to HSB. Transfer (rL) to HSB, replacing sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop FF's after each time on minor cycle if IOS is in "One Addition".  Connect HSB to adder sub input, rA to adder min input clearing rA and transferring sum from adder to rA.  Gate non-complement output of BC-120 as S1X signato operate the complementer in adder sub, thus (rL) are subtracted from (rA).  Gate non-complement output of BC-120 to operate Improper Division Detector in MQC.* Step MQC at t2 following each subtraction until the Through-Zero signal is developed, at which time generate OR CYCLE.#  If rA or rX comp error occurs, set TO at following t1.  *If rL \geq rA, Improper Division occurs at t2 of the eleventh minor cycle of PC-3.  *The Through-Zero signal indicates that the subtraction produced a negative remainder, since no decimal carry occurred from the twelfth-digit position. At the beginning of the OR CYCLE, the MQC-FT will contain a digit equal to the number of subtractions performed minus the one which produced the Through-Zero signal.	109

INSTRUCTION DESCRIPTION FT D O mDelete functions of FT109, except HSB to adder IER-OR+1 sub input. Inhibit the transfer of (rL) to HSB. IER-OR+2 OR CYCLE Delete functions of FT435. IER-OR+3 Operate rA and rX clear gates. IER-OR-2 Operate rX left shift path. Transfer quotient digit from MQC-FT to LSD position of rX. Clear MQC to decimal zero. Step BC-120 to alert the complement gates connecting the MQC and MQC-FT. (MQC-FT now reads nines complement of MOC.) Step PC at end of OR-CYCLE. OR-1 Operate rA left shift path inserting a decimal zero in the LSD position OR-2Inhibit alerting signal to complementer and the stepping signal to the MOC. OR+1 NOTE: Those FT signals present on PC-3 are also present during the OR CYCLE, performing the same functions except as noted above. 4. Retain results of sign comparison in comparator. 159 Operate adder for twelve-place addition. 714 Operate adder OE and sum comparison checkers. 435 Connect rL to HSB. Transfer (rL) to HSB, replacing sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop FF's after each Time-on minor cycle if IOS is in "One Addition". 188 Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to 109 Step MQC at t2 following each addition, until the Through-Zero signal is developed, at which time, generate OR CYCLE.\* 145 If rA or rX comp error occurs, set TO at following tl. 246 \*The Through-Zero signal indicates that the addition produced a positive number, since a decimal carry occurred from the twelfth digit position. At the beginning of the OR CYCLE, the MQC will contain a digit equal to the number of additions performed, minus the one which produced the Through-Zero signal, and the MOC-FT will contain the nines complement of this digit.

#### UNIVAC II

ANALYSIS OF INSTRUCTIONS

# INSTRUCTION

### DESCRIPTION

D O m 5 thru 13	All OR CYCLES are identical. All odd PC-Steps are identical to PC-3. All even PC-Steps are identicated to PC-4. Initially the divisor, (rL), is subtract from the shifted dividend, (rA), until the Through Zero signal occurs, indicating that the remainder in rA is negative.  During the OR CYCLE (rA) and (rX) are shifted left one digit position, a decimal zero is inserted into the LSD position of rA and the quotient digit from the MQC-FT is inserted into the LSD position of rX (rL) is then added to (rA) until the Through-Zero signal occurs, in this case indicating that (rA) is again positive; and an OR CYCLE occurs.  (rL) is thus alternately subtracted and added to (rA) as the quotient is built up in rX. Following each OR CYCLE, PC is advanced.	al ced 1-
14	Retain results of sign comparison in comparator. Operate adder for twelve-place addition. Operate adder OE and sum comparison checker. Connect rL to HSB; transfer (rL) to HSB, replacing sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop after each time on minor cycle; if IOS is in "One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Step MQC at t2 following each addition, except when Through-Zero signal is developed at which time generate OR CYCLE. If rA, or rX comp occurs, set TO at following t1. Reset Repeat FF at end of OR CYCLE. Set TO at end of OR CYCLE.	159 714 435 188 109 145 246 228 244
OR CYCLE	Same as previous OR CYCLES, except that in addition: Reset Repeat FF. Set TO.	IER-OR-1 OR-1

#### INSTRUCTION DESCRIPTION FT D 0 mOT Retain results of sign comparison in comparator. 159 15 714 Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. 435 Operate rA clear gate.\* 101 Connect rX to HSB. 125 Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder 109 Connect CU (round-off, 000000 000005) to adder min input. 111 214 Step PC, set TO. \*Operating rA's clear gate destroys the divide remainder and, consequently, nothing is read from rA to the adder min input. Thus the results of the addition are $(rX) + (round-off) \longrightarrow rA$ . TO Retain results of sign comparison in comparator. 159 16 101 Operate rA clear gate. Operate right shift path of rA. Transfer sign 106 from comparator to rA and rX. Operate rX clear gate. 120 123 Operate right shift path of rX. Transfer sign from comparator to rA and rX, deleting the insertion of a decimal zero to rA. 161 206 Supply EP.

#### DESCRIPTION

DFm	$(\underline{m}) \longrightarrow rA$ ; $(rA) \div (rL) \longrightarrow rA$ rounded, $rX$ unrounded	d
1.	Operate rM address exceeded and preset checkers.  Set BCM to RM.  Operate HSB - OEC.  Operate HSB - AOC.  Set rM Read FF, set M1 Cores.  Strobe rM sense amplifiers.  Develop Serialize Pulse.  Connect HSB to rA.  Operate rA clear gate.  Operate Extract Circuit in rF.*  Delete rA input to comparator, connect rL.#  Delete rX input to comparator, connect HSB.#  Preset BC-120 in MQC to non-complement position, thereby alerting the non-complement gates between MQC and MQC-FT. Clear MQC to decimal zero.  Set MTO.  Step PC, set TO.  *Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replace with a decimal zero.  #Perform sign comparison between (rA) and (rL).	138 825 214
то		
2.	Retain results of sign comparison in comparator. Operate rA clear gate. Operate rA left shift path.* Insert decimal zero in LSD position of rA. Set Repeat FF. Step PC, set TO. *Shifting (rA) left deletes sign digit.	159 101 103 171 226 214

INSTRUCTION	DESCRIPTION	FT
DFm	·	
то		
3.	Retain results of sign comparison in comparator.  Operate adder for twelve-place addition.  Operate adder OE and sum comparison checkers.  Connect rL to HSB. Transfer (rL) to HSB, replacing the sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop after each time on minor cycle if IOS is in "One Addition".	159 714 435
	Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA.  Gate non-complement output of BC-120 as S1X signal to operate the Complementer on adder sub input, thus (rL) is subtracted from (rA). Gate non-complement output of BC-120 to operate the Improper Division Detector in MQC.* Step MQC t2 following each subtraction, until the Through-Zero signal is developed, at which time generate OR CYCLE.#  If rA or rX comp error occurs, set TO at following t1.  *If (rL) ≤ (rA), Improper Division occurs at t2	109 145 246
	#The Through-Zero signal indicates that the subtraction produced a negative remainder, since no decimal carry occurred from the twelfth digit position. At the beginning of the OR CYCLE, the MQC-FT will contain a digit equal to the number of subtractions performed minus the one which produced the Through-Zero signal.	
OR CYCLE	Delete Functions of FT109, except HSB to adder sub input. Inhibit the transfer of (rL) to HSB. Delete functions of FT435. Operate rA and rX clear gates. Operate rX left shift path. Transfer quotient digit from MQC-FT to LSD position of rX. Clear MQC to decimal zero. Step BC-120 to alert the complement gates connecting the MQC and MQC-FT. (MQC-FT now reads nines complement of MQC)	IER-OR+1 IER-OR+2 IER-OR+3 IER-OR-2
	Step PC at end of OR CYCLE.  Operate rA left shift path, insert a decimal zero into the LSD position of (rA).  Inhibit alerting signal to complementer and the stepping signal to the MQC.  NOTE: Those FT signals present on PC-3 are also present during the OR CYCLE, performing the same functions except as noted above.	OR-1 OR-2 OR+1

# ANALYSIS OF INSTRUCTIONS

#### UNIVAC II

INSTRUCTION DESCRIPTION FT D F m 4. Retain results of sign comparison in comparator. 159 Operate adder for twelve-place addition. 714 Operate adder OE and sum comparison checkers. 435 Connect rL to HSB. Transfer (rL) to HSB, replacing the sign digit with a decimal zero. Step PC upon completion of OR CYCLE. Set TO and Stop FF's after each Time-on minor cycle if IOS is in "One Addition". 188 Connect HSB to adder sub input, rA to adder min

input. Clear rA, and transfer sum from adder to rA. Step MQC at t2 following each addition, until the Through-Zero signal is developed, at which time generate OR CYCLE.\* If rA or rX comp error occurs, set TO at following tl.

\*The Through-Zero signal indicates that the addition produced a positive number, since a decimal carry occurred from the twelfth digit position. At the beginning of the OR CYCLE, the MQC will contain a digit equal to the number of additions performed, minus the one which produced the Through-Zero signal, and the MQC-FT will contain the nines complement of this digit.

5-13

All OR CYCLES are identical. All odd PC-Steps are identical to PC-3. All even PC-Steps are identical to PC-4. Initially the divisor, (rL), is subtracted from the shifted dividend, (rA), until the Through-Zero signal occurs. indicating that the remainder in rA is negative. During the OR CYCLE, (rA) and (rX) are shifted one digit position left, a decimal zero is inserted into the LSD position of rA and the quotient digit from the MQC-FT is inserted into the LSD position of rX. (rL) is then added to (rA) until the Through-Zero signal occurs, in this case indicating that (rA) is again positive. and an OR CYCLE occurs. (rL) is thus alternately subtracted and added to (rA) as the quotient is built up in rX. After each OR CYCLE. PC is stepped.

109

145

246

INSTRUCTION DESCRIPTION FT

DFm		·
14.	Retain results of sign comparison in comparator.	159
1	Operate adder for twelve-place addition.	714
	Operate adder OE and sum comparison checker.	435
	Connect rL to HSB. Transfer (rL) to HSB, replac-	-200
	l	
	ing the sign digit with a decimal zero. Step PC	
	upon completion of OR CYCLE. Set TO and Stop	
	FF's after each Time-on minor cycle if IOS is in	
	"One Addition".	188
	Connect HSB to adder sub input, rA to adder min	
	input. Clear rA and transfer sum from adder	
	to rA.	109
	Step MQC at t2 following each addition, until the	
	Through-Zero signal is developed, at which time	
	1	145
	generate OR CYCLE.	140
	If rA or rX comp error occurs, set TO at following	
	tl.	246
	Reset Repeat FF at end of OR CYCLE.	228
	Set TO at end of OR CYCLE.	244
OR CYCLE	Same as previous OR CYCLES, except that in addition:	
		on 1
	Reset Repeat FF.	IER-OR-1
	Set TO.	OR-1
то		
10		
15.	Retain results of sign comparison in comparator.	159
	Operate adder for twelve-place addition.	714
	Operate adder OE and sum comparison checker.	435
	Operate rA clear gate.*	101
	Connect rX to HSB.	125
	Connect HSB to adder sub input, rA to adder min	0
		100
	input. Clear rA and transfer sum from adder to rA.	107
	Connect CU roundoff, (000000 000005) to adder min	1,,,
	input.	111
	Step PC, set TO.	214
	*Operating rA's clear gate destroys the divide	
	remainder and, consequently, nothing is read	l
	from rA to the adder min input. Thus the results	
	of the addition are: $(rX) + (round-off) \rightarrow rA$ .	
1		

INSTRUCTION	DESCRIPTION	FT
DFm		
ТО		
16	Retain results of sign comparison in comparator. Operate rA clear gate. Operate right shift path of rA. Transfer sign from comparator to rA and rX. Operate rX clear gate. Operate right shift path of rX. Transfer sign from comparator to rA and rX, deleing the insertion of a decimal zero to rA. Supply EP.	101 106 120 123
ЕОт	Operate rM address exceeded and preset checker.  Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC.  Set rM Read FF, Set M₁ Cores. Strobe rM sense amplifiers. Develop Serialize Pulse Connect HSB to rA. Operate rA clear gate. Operate extract circuit in rF.* Delete CU (000000 000000) input to extract circuit and connect rA.*  Set MTO. Supply EP.  *Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is deleted and the corresponding digit from rA is transferred to the HSB.	860 827 429 428 820 821 824 105 101 193 832 825 206

### DESCRIPTION

E F m	(rF) Even Digits Extracts (m)→rA; ( <u>rA</u> )→m	
TO	Operate rM address exceeded and preset checkers.  Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rA. Operate extract circuit in rF.* Complement the operation of the extract circuit.* Delete CU (000000 000000) input to extract circuit and connect rA. Set MTO. Step PC, set TO.  *Transfer is controlled by (rF).If the LSB of the corresponding digit in rF is a binary one, the digit from rM is read onto the HSB. If the LSB is a binary zero, the digit from rM is deleted and the corresponding digit from rA is transferred to HSB. + FT206 is present, but its effect is suppressed by FT214.	860 827 429 428 820 821 824 105 101 193 831 832 825 214 206+
2.	Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, Set M <sub>1</sub> cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 100 429 428 826 823 825 206
FOm	(m)→rF  Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rF, and operate rF clear gate. Set MTO. Supply EP.	860 827 429 428 820 821 824 190 825 206

#### DESCRIPTION

G O m	<pre>(rF)→m Operate rM address exceeded and preset checkers. Connect rF to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M<sub>1</sub> cores. Develop Staticize Pulse. Set MTO. Supply EP.</pre>	860 192 429 428 826 823 825 206
H O m	Operate rM address exceeded and preset checkers. Connect rA to HSB. Operate HSB-OEC. Operate HSB-AOC Set rM Read FF, set M₁ cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 100 429 428 826 823 825 206
I O m	Operate rM address exceeded and preset checkers. Connect rL to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M₁cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 187 429 428 826 823 825 206
J O m	Operate rM address exceeded and preset checkers. Connect rX to HSB. Operate HSB-OEC. Operate HSB-AOC. Set rM read FF, set M₁ cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 125 429 428 826 823 825 206

INSTRUCTIONS	DESCRIPTION	FT
КО	<pre>(rA) → rL; Z → rA.  Connect rA to HSB. Operate rA clear Gate. Connect CU (000000 000000) to rA. Connect HSB to rL, operating rL clear gate. Operate HSB-OEC. Operate HSB-AOC. Supply EP.</pre>	100 101 108 185 429 428 206
LOm	Operate rM address exceeded and preset checkers.  Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M <sub>1</sub> cores Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rL, operate rL clear gate. Operate rX clear gate. Connect HSB to rX input gate. Supply EP. Set MTO.	860 827 429 428 820 821 824 185 120 126 206 825
LFm	Operate rM address exceeded and preset checkers.  Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC.  Set rM Read FF, set M <sub>1</sub> Cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate extract circuit in rF.* Connect HSB to rL, operate rL clear gate. Operate rX clear gate. Connect HSB to rX. Set MTO. Supply EP.  *Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.	860 827 429 428 820 821 824 193 185 120 126 825 206

DESCRIPTION

INSTRUCTION

 $(m) \longrightarrow rX$ ;  $(rL) \times (rX) \longrightarrow rA$  (rounded) 11 MSD M O m11 LSD rXOperate rM address exceeded and preset checkers. 860 1 827 Set BCM to RM. 429 Operate HSB-OEC. Operate HSB-AOC. 428 Set rM Read FF, set M1 cores. 820 Strobe rM sense amplifiers. 821 824 Develop Serialize Pulse. Operate rA clear gate. 101 Connect CU (000000 000000) to rA. 108 Connect rL to adder sub input. Transfer (rL) to adder, replacing sign digit with a decimal zero. 110 Connect rA to adder min input, clear rA, and read sum from the adder to rA. (Transfer ends at t12 of TO.)\* 113 Operate adder OE and sum comparison checkers. 435 Connect HSB to rX. 126 Operate rX clear gate. 120 Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC 139 and MOC-FT. 825 Set MTO. Step PC, set TO. 214 \*If decimal carry occurs from eleventh digit position, set Overflow flip-flop. TO 2 Operate adder for twelve-place addition. 714 Operate adder OE and sum comparison checkers. 435 Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal 110 Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of T0) 113

Step PC, set TO.

214

INSTRUCTION	DESCRIPTION	FT
M O m		
то		1
3	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a decimal zero. Delete rA input to comparator and connect rL.*	714 435 110 151
	Connect rA to adder min input, clear rA, and read sum from adder to rA. (Transfer ends at t12 of TO.) Step PC, set TO.	113 214
	*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.	
то		
4.	Store results of sign comparison in comparator. Operate adder OE and sum comparison checkers. Operate HSB-OEC. Operate HSB-AOC. Connect rA to HSB Operate rA clear gate. Connect CU (000000 000000) to rA. Connect HSB to rF, operate rF clear gate. Connect CU (050000 000000) to adder sub input. Transfer the LSD of (rX) to the MQC and set the nines complement of the digit into the MQC. Connect rA to adder min input, clear rA, and read sum from adder to rA. (Transfer ends at t12 of TO.) Operate right shift path in rX Operate rX clear gate. Set Repeat flip-flop. Step PC,set TO.  NOTE: At the completion of PC-4, rA contains the	159 435 429 428 100 101 108 190 112 113 123 120 226 214
	roundoff, rL contains the multiplicand, rF contains three times the multiplicand, rX contains the multiplier shifted one digit right, the MQC contains the nines complement of LSD shifted out of rX, and the comparator contains the sign of the product. The sign position of rX is vacant.	5

### DESCRIPTION

		·
MOm		
ТО		
	Store results of sign comparison in comparator. Operate adder for twelve-place addition.	159 714
5	Operate adder OE and sum comparison checkers.  Connect rL and rF to the ≥ 3 FF control circuits.  Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS is in One	435
	Addition.  Connect HSB to adder sub input, rA to adder min input, clear rA and transfer the sum from the	188
	adder to rA. Sample (MQC-FT). If digit is $< 3$ , reset the $\geq 3$ FF, which transfers (rL) to HSB, and supply one stepping pulse to MQC. If digit is $\geq 3$ , set the $\geq 3$ FF, which transfers (rF) to HSB and supplies three	109
	stepping pulses to MQC. If digit = 0, set IER and IER-OR FF's at following $t_2$ . If rA or rX comp error occurs, set TO at following $t_1$ .	147
	NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is $\geq 3$ , three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the digit in the MQC-FT by three. If the digit in the MQC-FT is $\leq 3$ , the multiplicand (rL) is added to the par-	
	tial product in rA and the MQC is stepped once, thus reducing the digit in the MQC-FT by one.  Successive additions occur until the digit in the MQC-FT is reduced to zero, at which time the IER	
	CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).	

#### DESCRIPTION

M O m Operate the right shift path of rA and insert a IER (PC-5) decimal zero into the sign position of (rA). IER-6 Operate the right shift path of rX, transferring LSD of (rX) to the MQC distributor line. IER-4 Operate rA and rX clear gates. IER-OR-2 Clear MQC to binary zero and set up the comple-IER-3 ment of the LSD from (rX) in the MQC. Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER-CYCLE. IER-1 Inhibit the transfer of (rL) and the decimal zero for the sign position of (rL) to the HSB. IER-OR+2 Disconnect rF from the HSB and inhibit the stepping of the MQC. IER+1 Inhibit min input to the algebraic adder. (Delete the functions of FT109) IER-OR+1 Inhibit the adder OE and sum comparison checkers. (Delete the functions of FT435) IER-OR+3 6 Same as PC-5. through 13 14 Same as PC-5 except for one addition FT signal which is used to set TO at the end of the IER 244 CYCLE. TO Same as PC-5 except for four additional FT 15 signals which are used during PC-15 IER CYCLE. PC 15 Insert sign into sign position of (rA) and (rX). 161 & IER IER **-**5 Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC. 149 € IER-1 Reset Repeat FF. 228 € IER-OR-1 215 € Supply EP.

FT

IER-2

DESCRIPTION

INDINCOTION		
MFm	$(\underline{m}) \longrightarrow rX$ ; $(rL) \times (rX) \longrightarrow rA$ (rounded) 11 MSD rX 11 LSD	
1	Operate rM address exceeded and preset checkers.  Set BCM to RM.  Operate HSB-OEC. Operate HSB-AOC.  Set rM Read FF, set M1 cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate rA clear gate. Operate extract circuit in rF.* Connect CU (000000 000000) to rA. Connect rL to adder sub input, transfer (rL) to adder, replacing sign digit with a decimal zero. Connect rA to adder Min input, clear rA, and read the sum from the adder to rA. (Transfer ends at t12) + Operate adder OE and sum comparison checkers. Connect HSB to rX. Operate rX clear gate. Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC to the MQC-FT. Set MTO. Step PC, set TO.  *Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.	860 827 429 428 820 821 824 101 193 108 110 113 435 126 120
	+If decimal carry occurs from eleventh digit position, set Overflow flip-flop.	
ТО		
2	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer	714 435
	(rL) to adder, replacing the sign digit with a decimal zero.  Connect rA to adder min input, clear rA, and read sum from adder to rA. (Transfer ends	110
	at t12 of TO.) Step PC, set TO.	113 214

#### DESCRIPTION

MFm	Operate adder for twelve-place addition.	714
	Operate adder OE and sum comparison checkers.	,
3	Connect rL to sub input of adder. Transfer (rL)	435
	to adder, replacing the sign digit with a	
	decimal zero.	
		110
	Delete rA input to comparator, connect rL.*	151
	Connect rA to adder min input, clear rA, and	
	read sum from adder to rA. (Transfer ends	
	at t12 of TO.)	113
	Step PC, set TO.	214
	*rX is connected to the comparator via a	
	direct path. A sign comparison is performed	
	between (rL) and (rX), and the sign of the	
	product is stored in the comparator.	
то		
10		
4	Store results of sign comparison in comparator.	159
	Uperate adder OE and sum comparison checkers.	435
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Connect rA to HSB.	100
	Operate rA clear gate.	101
	Connect CU (000000 000000) to rA.	108
	Connect HSB to rF, operating rF Clear gate.	
	Connect CU (050000 000000) to adder sub input.	190
	Transfer the LSD of (rX) to the MQC, setting	
	the nines complement of the digit into the wor	
	the nines complement of the digit into the MQC.	112
	Connect rA to Min input, clear rA, and read	
	sum from adder to rA. (Transfer ends at t12 of TO.)	_
	l l	113
	Operate right shift path in rX.	123
	Operate rX clear gate.	120
	Set Repeat flip-flop.	226
	Step PC, set TO.	214
		I
	NOTE: At the completion of PC-4, rA contains	
	the roundoff, rL contains the multiplicand,	ļ
	rF contains three times the multiplicand,	j
	rX contains the multiplier shifted one digit	i
	right, the MQC contains the nines complement	}
	of LSD shifted out of rX, and the comparator	
		1
	contains the sign of the product. The sign position of rX is vacant.	
	postoron of the raudilt.	

#### DESCRIPTION

INSTRUCTION		
MFm		
то		
5	Store results of sign comparison in comparator.  Operate adder for twelve-place addition.  Operate adder OE and sum comparison checkers.  Connect rL and rF to the ≥ 3 FF control circuits.  Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer.  Step PC at end of each IER CYCLE. Set TO and	159 714 435
	Stop FF's at end of each Time-on minor cycle if IOS is in"One Addition". Connect HSB to adder sub input, rA to adder min	188
	input. Clear rA and transfer the sum from the adder to rA. Sample (MQC-FT). If digit is $< 3$ , reset the $\geq 3$ FF, which transfers (rL) to HSB, and supplies one stepping pulse to MQC. If digit is $\geq 3$ , set the $\geq 3$ FF, which transfers (rF) to HSB, and	109
	supplies three stepping pulses to MQC. If digit is = 0, set IER and IER-OR FF's at following t2. If rA or rX comp error occurs, set TO at following t1.	147 246
	NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is ≥ 3, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is steppe three times, thus reducing the digit in MQC-FT by three. If the digit in MQC-FT is < 3, the multiplicand (rL) is added to the partial product in rA and MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in the MQC-FT is reduced to zero, at whice time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).	h
IER CYCLE	Operate the right shift path of ra and insert a decimal zero into the sign position of (rA). Operate the right shift path of rX transferring LSD of rX to the MQC distributor line. Operate rA and rX clear gates.	IER-6 IER-4 IER-OR-2
	Clear MQC to binary zero and set up the complement of the LSD from (rX) in the MQC.  Transfer LSD of (rA) to the MSD position of rX and	IER-3
	step PC at the end of the IER CYCLE. Inhibit the transfer of (rL) and the decimal zero	IER-1
	for the sign position of (rL) to the HSB.  Disconnect rF from the HSB and inhibit the	IER-OR+2
	stepping of the MQC. Inhibit the min input of the algebraic adder. (Delete the functions of FT109) Inhibit the adder odd-even and the adder sum	IER+1 IER-OR+1
	comparison checkers. (Delete the functions	TED ODTS

### DESCRIPTION

MFm		
6 through 13	Same as PC-5.	
14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
то		
15	Same as PC-5 except for four additional FT signals which are used during PC-I5 IER CYCLE.	
PC 15	Insert sign into sign position of (rA) and (rX).	161 Plus
IER CYCLE	Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.	149 Plus
	Reset Repeat FF.	IER-1 228 Plus IER-OR-1
	Supply EP.	215 Plus IER-2
N O m	$-(m) \longrightarrow rX$ ; (rL) X (rX) $\longrightarrow rA$ (rounded) 11 MSD's rX 11 LSD's	
1	Operate rM address exceeded and preset checkers.  Set BCM to RM Operate HSB-OEC Operate HSB-AOC Set rM Read FF, set M1 cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate rA clear gate. Connect CU (000000 000000) to rA. Connect rL to adder sub input. Transfer (rL) to adder, replacing sign digit with a	860 827 429 428 820 821 824 101 108
	decimal zero  Connect rA to adder min input. Clear rA  and read the sum from the adder to rA.  (Transfer ends at t12 of T0)*  Operate adder OE and sum comparison checkers.  Connect HSB to rX, via sign reversal gates.+  Operate rX clear gate.  Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC	113 435 153 120
	to MQC-FT. Set MTO. Step PC, set TO.	139 825 214
	*If decimal carry occurs from eleventh digit position, set Overflow flip-flop.	
	+The sign reversal gates complement the LSB and check pulse of the sign digit during transfer to r	x.

INSTRUCTION	DESCRIPTION	FT
N O m		
то		
2	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer	714 435
	<ul><li>(rL) to adder, replacing sign digit with a decimal zero.</li><li>Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer</li></ul>	110
	ends at t12 of TO.) Step PC, set TO.	113 214
то		
3	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing the sign digit with a	714 435
	decimal zero.  Delete rA input to comparator, connect rL.*  Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at t12 of TO.)	110 151 113
	Step PC, set TO.	214
	*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.	

## UNIVAC II

# ANALYSIS OF INSTRUCTIONS

#### INSTRUCTION

#### DESCRIPTION

N O m		
TO		
10		/
4	Store results of sign comparison in comparator.	1 <b>59</b>
	Operate adder OE and sum comparison checkers	435
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Connect rA to HSB.	100
	Operate rA clear gate.	101
	Connect CU (000000 000000) to rA.	108
	Connect HSB to rF, operate rF clear gate.	190
	Connect CU (050000 000000) to adder sub input.	
	Transfer the LSD of (rX) to the MQC and set up	
	the nines complement of the digit into the MQC	112
	Connect rA to min input of the adder. Clear	
	rA, and read sum from adder to rA. (Transfer	
	ends at t12 of TO.)	113
	Operate right shift path in rX.	1 <b>23</b>
	Operate rX clear gate.	120
	Set Repeat flip-flop.	226
	Step PC, set TO.	214
	NOTE: At the completion of PC-4, rA contains	
	the roundoff. rL contains the multiplicand, rF	
	contains three times the absolute value of the	
	multiplicand, rX contains the multiplier shifted	
	one digit right, the MQC contains the nines	
	complement of LSD shifted out of rX, and the	
	comparator contains the sign of the product.	
	The sign position of rX is vacant.	
	g p va	

# UNIVAC II

ANALYSIS OF INSTRUCTIONS

# INSTRUCTION

#### **DESCRIPTION**

N O m		
то		
5	Store results of sign comparison in comparator.  Operate adder for twelve-place addition.  Operate adder OE and sum comparison checkers  Connect rL and rF to the \geq 3 FF control circuits.  Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step  PC at end of each IER CYCLE. Set TO and Stop  FF's at end of each Time-on minor cycle if IOS is in "One Addition".  Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA.  Sample (MQC-FT). If digit is < 3, reset the \geq 3  FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is \geq 3, set the \geq 3 FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit is = 0, set IER and IER-OR FF's at following t2.  If rA or rX comp error occurs, set TO at following t1.	159 714 435 188 109
	NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is $\geq 3$ , three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the digit in MQC-FT by three. If the digit in the MQC-FT is $< 3$ , the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).	

# UNIVAC II

ANALYSIS OF INSTRUCTIONS

INSTRUCTION DESCRIPTION FT

N O m		
IER CYCLE (PC-5)	Operate the right shift path of rA and insert a decimal zero into the sign position of (rA).  Operate the right shift path of rX, transferring LSD of rX to the MQC distributor line.  Operate rA and rX clear gates.  Clear MQC to binary zero and set up the complemen of the LSD from rX in the MQC.  Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER CYCLE.  Inhibit the transfer of (rL) and the decimal zero for the sign position of (rL) to the HSB.  Disconnect rF from the HSB and inhibit the stepping of the MQC.  Inhibit the min input to the algebraic adder.  (Delete the functions of FT109)  Inhibit the adder odd-even and the adder sum comparison checkers. (Delete the functions of FT435.)	IER-6  IER-4  IER-0R-2  IER-3  IER-1  IER-0R+2  IER + 1  IER-0R+1
6 through	Same as PC-5.	
14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
то		
15	Same as PC-5 except for four additional FT signal which are used during PC-15 IER CYCLE.	s
PC 15 IER CYCLE	Insert sign into sign position of (rA) and (rX).  Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.  Reset Repeat FF.  Supply EP.	161 plus IER-5 149 plus IER-1 228 plus IER-OR-1 215-plus IER-2

#### DESCRIPTION

NFm	$-(\underline{m}) \longrightarrow rX$ ; (rL) X (rX) $\longrightarrow$ rA (rounded) 11 MSD's rX 11 LSD's	
1	Operate rM address exceeded and preset checkers.  Set BCM to RM Operate HSB-OEC Operate HSB-AOC Set rM Read FF, set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate rA clear gate Connect CU (000000 000000) to rA. Connect rL to adder sub input, transfer (rL) to adder, replacing sign digit with a decimal zero. Connect rA to adder min input. Clear rA, and read the sum from the adder to rA. (Transfer ends at t12 of TO.)* Operate adder OE and sum comparison checkers Operate extract control circuit in rF.+ Connect HSB to rX, via sign reversal gates.* Operate rX clear gate. Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC to MQC-FT. Set MTO. Step PC, set TO.  *If decimal carry occurs from eleventh digit position, set Overflow flip-flop.	860 827 429 428 820 821 824 101 108 110 113 435 193 153 120
	#The sign reversal gates complement the LSB and check pulse of the sign digit during transfer to rX.  +Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero	•

#### DESCRIPTION

NFm		
то		
2	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL) to adder, replacing sign with a decimal	714 435
	zero. Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at	110
	t12 of TO.) Step PC, set TO.	113 214
то		
3	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder. Transfer (rL)	714 435
	to adder, replacing the sign with a decimal zero.  Delete rA input to comparator, connect rL.*  Connect rA to adder min input. Clear rA, and read sum from adder to rA. (Transfer ends at	110 151
	tl2 of TO.) Step PC, set TO.	113 214
	*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.	

### DESCRIPTION

NFm		
то		
4	Store results of sign comparison in comparator.	159
	Operate adder OE and sum comparison checkers.	435
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Connect rA to HSB.	100
	Operate rA clear gate.	101
	Connect CU (000000 000000) to rA.	108
	Connect HSB to rF, operate rF clear gate.	190
	Connect CU (050000 000000) to adder sub input.	
l.	Transfer the LSD of (rX) to the MQC, set up the	
	nines complement of the digit into the MQC.	112
	Connect rA to min input of the adder. Clear rA,	
	and read sum from adder to rA. (Transfer ends	
	at t12 of TO.)	113
	Operate right shift path in rX.	123
	Operate rX clear gate.	120
	Set Repeat flip-flop.	226
	Step PC, set TO.	214
	NOTE: At the completion of PC-4, rA contains	
	the roundoff, rL contains the multiplicand, rF	
	contains three times the absolute value of the	
	multiplicand, rX contains the multiplier shifted	
	one digit right, the MQC contains the nines complement	
	of LSD shifted out of rX, and the comparator contains	
	the sign of the product. The sign position of rX is	
1	vacant.	
<u> </u>		

### DESCRIPTION

Store results of sign comparison in comparator.	159
Operate adder for twelve-place addition.	714
Connect rL and rF to the ≥ 3 FF control circuits.  Transfer of (rL) to the HSB and replace the sign digit with a decimal zero during the transfer.  Step PC at end of each IER CYCLE. Set TO and	435
IOS, is in"One Addition".  Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the	188
adder to rA.  Sample (MQC-FT). If digit is < 3, reset ≥ 3 FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is ≥ 3, set the ≥ 3 FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit is = 0, set TER	109
and IER-OR FF's at following t2.	147
following tl.	246
NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is ≥3, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the MQC-FT by three. If the digit in MQC-FT is < 3, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).	
	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL and rF to the ≥ 3 FF control circuits. Transfer of (rL) to the HSB and replace the sign digit with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS, is in"One Addition". Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA. Sample (MQC-FT). If digit is < 3, reset ≥ 3 FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is ≥ 3, set the ≥ 3 FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit is = 0, set IER and IER-OR FF's at following t2. If rA or rX comp error occurs, set TO at following t1.  NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is ≥ 3, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the MQC-FT by three. If the digit in MQC-FT is < 3, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in MQC-FT is reduced to zero, at which time the IER CYCLE, rA will contain (rL)

### DESCRIPTION

NFm	Operate the right shift path of rA and insert a	
TED GUGLE	decimal zero into the sign position.	IER-6
IER CYCLE	Operate the right shift path of rX transferring LSD of rX to the MQC distributor line.	IER-4
(PC-5)	Operate rA and rX clear gates.	IER-OR-2
	Clear MQC to binary zero and set up the complement	_
	of the LSD from (rX) in the MQC. Transfer LSD of (rA) to the MSD position of rX, step	IER-3
	PC at the end of the IER CYCLE.	IER-1
	Inhibit the transfer of (rL) and the decimal zero	
	for the sign position of (rL) to the HSB.  Disconnect rF from the HSB and inhibit the stepping	IER-OR+2
	of the MQC.	IER+1
THE STATE OF THE S	Inhibit the min input to the algebraic adder.	IER-OR+1
	(Delete the functions of FT109) Inhibit the adder odd-even and the adder sum	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	comparison checkers. (Delete the functions of	
	(FT435.)	IER-OR+3
6		
Through	Same as PC-5.	
13		in the state of th
·		
14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
	which is used to set to at the end of the lek Cicle.	244
ТО		
15	Same as PC-5 except for four additional FT signals	
	which are used during PC-15 IER CYCLE.	
PC-15		
10-19		
IER CYCLE	Insert sign into the sign position of rA and rX.	161 Plus
	Inhibit the generation of a second IER CYCLE in case	IER-5
	a decimal zero is set up in the MQC.	149 Plus
		IER-1
	Reset Repeat FF.	228 Plus IER-OR-1
	Supply EP.	215 Plus
		IER-2
<u> </u>		

### DESCRIPTION

P O m	$(m) \longrightarrow rX$ ; $(rL) X (rX) \longrightarrow rA = 11 MSD's$ , rX = 11 LSD's	
1	Operate rM Address exceeded and preset checkers. Set BCM to RM. Operate HSB-AOC. Operate HSB-OEC. Set rM Read FF, set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate rA clear gate. Connect CU (000000 000000) to rA. Connect rL to adder sub input, transfer (rL) to adder and replace sign digit of (rL) with a decimal zero.	860 827 428 429 820 821 824 101 108
	Connect rA to adder min input, Clear rA and read sum from adder to rA. (Transfer ends at t12 of TO.)*  Operate adder OE and sum comparison checkers.  Connect HSB to rX.  Operate rX clear gate.  Preset BC-120 to the complement state, thereby alerting the complement gates connecting the MQC and MQC-FT.  Set MTO.  Step PC, set TO.	113 435 126 120 139 825 214
	*If decimal carry occurs from the eleventh digit position, set Overflow FF.	
то		
2	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder, transfer (rL) to adder, replacing the sign digit with a decimal	714 435
	zero.  Connect rA to adder min input. Clear rA and read sum from adder to rA.	110
	Step PC, set TO.	214

### DESCRIPTION

P O m		
3	Operate adder for twelve-place addition. Operate adder OE and sum comparison checkers. Connect rL to sub input of adder, transfer (rL) to adder, replacing the sign digit with a decimal zero. Delete rA input to comparator and connect rL.*	714 435 110 151
	Connect rA to adder min input. Clear rA and read sum from adder to rA.	113
	Step PC, set TO.	214
	*rX is connected to the comparator via a direct path. A sign comparison is performed between (rL) and (rX), and the sign of the product is stored in the comparator.	
то		
4	Store results of sign comparison in comparator.  Operate HSB-OEC.  Operate HSB-AOC.  Connect rA to HSB.  Operate rA clear gate.  Connect CU (000000 000000) to rA.  Connect HSB to rF and operate rF clear gate.  Connect CU (050000 000000) to adder sub input.  Transfer the LSD of (rX) to the MQC and set up the nines complement of the digit into the MQC.  Operate right shift path in rX.  Operate rX clear gate.  Set Repeat FF.  Step PC, set TO.	159 429 428 100 101 108 190 112 123 120 226 214
	NOTE: At the completion of PC-4, rA contains decimal zeros, rL contains the multiplicand, rF contains three times the multiplicand, and rX contains the multiplier shifted one digit right, the MQC contains the nines complement of the LSD shifted out of rX, and the comparator contains the sign of the product. The sign position of rX is vacant.	

INSTRUCTION	DESCRIPTION	FT
POm		
то		
PC-5	Store result of sign comparison in comparator.  Operate adder for twelve-place addition.  Operate adder OE and sum comparison checkers.  Connect rL and rF to the ≥ 3 FF control circuits.  Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step PC at end of each IER CYCLE. Set TO and Stop FF's at end of each Time-on minor cycle if IOS is in "One Addition".  Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA.	159 714 435 188
	Sample (MQC-FT). If digit is < 3, reset the $\geq$ 3 FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is $\geq$ 3, set the $\geq$ 3 FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit = 0, set IER and IER OR FF's at following t2. If rA or rX comp. error occurs, set to FF at following t1.	147 246
	NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is $\geq 3$ , three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the digit in the MQC-FT by three. If the digit in the MQC-FT is < 3, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in the MQC-FT by one. Successive additions occur until the digit in the MQC-FT is reduced to zero, at which time the IER CYCLE, rA will contain (rL) times the original LSD of (rX).	
IER PC-5	Operate the right shift path of rA and insert a decimal zero into the sign position. Operate the right shift path of rX, including the sign, transfer LSD of rX to the MQC distributor line. Operate rA and rX clear gates. Clear MQC to binary zero and set up the complement	IER-6 IER-4 IER-OR-2
	Transfer LSD of (rA) to the MSD position of rX	IER-3
	Step PC at the end of the IER CYCLE.  Inhibit the transfer of (rL) and the decimal zero	IER-1
	Disconnect rF from the HSB and inhibit the step-	IER-OR+2
	Inhibit the min input to the algebraic adder	IER+1
	(Delete the functions of FT109) Inhibit the adder odd-even and the adder sum com-	IER-OR+1
	parison checkers. (Delete the functions of FT435.)	IER-OR+3

### DESCRIPTION

 $F \Gamma$ 

INDINUCTION		
POm		
,		
6	Comp. on DG F	
Through 13	Same as PC-5.	
13		
PC-14	Same as PC-5 except for one additional FT signal	
	which is used to set TO at the end of the IER CYCLE.	244
-		
IER	Insert sign into the sign position of (rA) and (rX).	161 Plus
	Inhibit the generation of a second IER CYCLE.	IER-5
PC-15	in case a decimal zero is set up in the MQC.	149 Plus
		IER-1
	Reset Repeat FF.	228 Plus
		IER-OR-1
	Supply EP.	215 Plus
l L		IER-2
D.F	(m) > mV. (mI) V (mV) > mA 11 MCD1-	
PFm	$(\underline{m}) \longrightarrow rX; (rL) \times (rX) \longrightarrow rA, 11 MSD^{\circ}s$	
	rX, 11 LSD's	
1	Operate rM address exceeded and preset checkers.	860
1	Set BCM to RM.	827
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
1	Set rM Read FF, set M <sub>1</sub> cores.	820
•	Strobe rM sense amplifiers.	821
	Develop Serialize Pulse.	824
	Operate rA clear gate.	101
	Connect CU (000000 000000) to rA.	108
	Connect rL to adder sub input, transfer (rL)	
	to adder, replacing sign digit with a decimal zero.	110
	Connect rA to adder min input. Clear rA, and read	
	the sum from the adder to rA. (Transfer ends at	
	t12 of TO.)*	113
	Operate adder OE and sum comparison checkers.	435
	Operate extract control circuit in rF.+	193
!!	Connect HSB to rX.	126
1	Operate rX clear gate.	120
1	Preset BC-120 to the complement state, thereby	
	alerting the complement gates connecting the MQC	
	to the MQC-FT.	139
	Set MTO.	825
	Step PC, set TO.	214
1	ATÉ desimal communication de la communication	
1	*If decimal carry occurs from eleventh digit	
i	position, set Overflow flip-flop.	
	+Transfer is controlled by (rF). If the LSB of	
1	the corresponding digit in rF is a binary zero,	
	the digit from rM is read onto the HSB. If the	
	LSB is a binary one, the digit from rM is re-	
1	placed with a decimal zero.	
	•	
		<del></del>

INSTRUCTION DESCRIPTION FT

INSTRUCTION	DESCRIPTION	FT
PFm	Operate adder for twelve-place addition.	714
	Operate adder OE and sum comparison checkers	435
то	Connect rL to sub input of adder. Transfer	100
10	(rL) to adder, replacing sign digit with a	
2	decimal zero.	110
-	Connect rA to adder min input. Clear rA, and	110
	read sum from adder to rA. (Transfer ends at	
	t12 of TO.)	113
	Step PC, set TO.	214
ТО		
3	Operate adder for twelve-place addition.	714
	Operate adder OE and sum comparison checkers.	435
	Connect rL to sub input of adder. Transfer	
	(rL) to adder, replacing the sign digit with	
	a decimal zero.	110
	Delete rA input to comparator and connect rL.*	151
	Connect rA to adder min input. Clear rA, and	
	read sum from adder to rA. (Transfer ends at	1
-1	t12 of TO.)	113
HIP	Step PC, set TO.	214
	*rX is connected to the comparator via a direct	
	path. A sign comparison is performed between (rL)	
	and (rX), and the sign of the product is stored	
	in the comparator.	
то		
4	Store regults of sign companies in companies	150
4	Store results of sign comparison in computer.	159
	Operate HSB-OEC. Operate HSB-AOC.	429
	Connect rA to HSB.	428
	Operate rA clear gate.	100
	Connect CU (000000 000000) to rA.	101
	Connect HSB to rF, operating rF clear gate.	108 190
	Connect CU (050000 000000) to adder sub input.	190
	Transfer the LSD of (rX) to the MQC and set up the	
	nines complement of the digit into the MQC.	112
	Operate right shift path in rX.	112
	Operate right shift path in rx. Operate rX clear gate.	123 120
	Set Repeat flip-flop.	226
	Step PC, set TO.	214
	NOTE: At the completion of PC-4, rA contains deci-	j 1
	mal zeros, rL contains the multiplicand, rF contains	
	three times the multiplicand, rX contains the multi-	
	plier shifted one digit right, the MQC contains the	
	nines complement of the LSD shifted out of rX, the	
	Comparator contains the sign of the product, and the sign position of rX is vacant.	
ı F	STUD OUSTLION OF CA IS VACANT.	i

### UNIVAC II

INSTRUCTION	DESCRIPTION	FT
PFm	Store results of sign comparison in comparator.  Operate adder for twelve-place addition.	159 714
то	Operate adder OE and sum comparison checkers.	435
5	Connect rL and rF to the ≥ 3 FF control circuits. Transfer of (rL) to the HSB and replace the sign with a decimal zero during the transfer. Step PC at end of each IER CYCIE. Set TO and stop FF's at end of each Time-on minor cycle if IOS is in "One Addition".  Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer the sum from the adder to rA.  Sample (MQC-FT). If digit is < 3, reset ≥ 3 FF, which transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is ≥ 3, set the ≥ 3 FF, which transfers (rF) to HSB and supplies three stepping pulses to MQC. If digit is = 0, set IER and IER-OR FF at following t2.  If rA or rX comp error occurs, set TO FF at following t1.  NOTE: At the beginning of the operation, the MQC-FT will contain the LSD from rX. If the digit is ≥ 3, three times the multiplicand (rF) is added to the partial product in rA, and the MQC is stepped three times, thus reducing the MQC-FT by three. If the digit in MQC-FT is < 3, the multiplicand (rL) is added to the partial product in rA and the MQC is stepped once, thus reducing the digit in MQC-FT by one. Successive additions occur until the digit in MQC-FT is reduced to zero, at which time the IER CYCLE is generated. At the beginning of the IER CYCLE, rA will contain (rL) times the original LSD of (rX).	188 109 147 246
PFm IER CYCLE (PC-5)	Operate the right shift path of rA, inserting a decimal zero into the sign position.  Operate the right shift path of rX, transferring LSD of rX to the MQC distributor line.  Operate rA and rX clear gates.  Clear MQC to binary zero and set up the complement of the LSD from (rX) in the MQC.  Transfer LSD of (rA) to the MSD position of rX, step PC at the end of the IER CYCLE.  Inhibit the transfer of (rL), and the decimal zero for the sign position of (rL) to the HSB.  Disconnect rF from the HSB and inhibit the stepping of the MQC.  Inhibit the min input to the algebraic adder.  (Delete the functions of FT109)  Inhibit the adder odd-even and the adder sum comparison checkers. (Delete the functions of FT435.)	IER-6 IER-4 IER-OR-2 IER-3 IER-1 IER-OR+2 IER+1 IER-OR+1

PFM		
6 through 13	Same as PC-5.	
14	Same as PC-5 except for one additional FT signal which is used to set TO at the end of the IER CYCLE.	244
то		
15	Same as PC-5 except for four additional FT signals which are used during PC-15 IER CYCLE.	
PC-15	Insert sign in sign position of (rA), (rX).	161 Plus
IER CYCLE	Inhibit the generation of a second IER CYCLE in case a decimal zero is set up in the MQC.	IER 5 149 Plus IER-1
	Reset Repeat FF.	228 Plus IER-OR-1
	Supply EP.	215 Plus IER 2
Qnm	If $(rA) = (rL)$ , Transfer control $\rightarrow m$ .	
1	Operate HSB-OEC. Operate HSB-AOC. Connect rL to HSB. Eanble comparator to perform equality comparison.* Delete rX input to comparator and connect HSB. If 2nd Instruction Digit "n" equals Conditional Transfer Breakpoint Selector setting, pass tl to set Stop FF. Step PC, set TO.  *If (rA) = (rL), the Conditional Transfer FF is set at t5 of PC-2 TO.	429 428 187 156 152 236 214
то		
2	Retain results of comparison in comparator.  Operate HSB-OEC.  Operate HSB-AOC.  Connect CR and CU (000000 00) to HSB.*  If Conditional Transfer FF is set, connect  HSB to CC and operate CC clear gate.  Supply EP.  *The four LSD's of (CR) are merged with eight decimal zeros from CU to make the complete word which is transferred to the HSB.	159 429 428 200 209 206

INSTRUCTION	A DESCRIPTION	r 1
R O m	(000000 U0(CC) )─> m	
	Operate rM address exceeded and preset checkers. Operate HSB-OEC. Operate HSB-AOC. Connect CC and CU (000000 U0) to HSB.* Set rM Read FF, set M <sub>1</sub> cores. Develop Staticize Pulse. Set MTO. Supply EP.	860 429 428 245 826 823 825 206
	*The four LSD's of (CC) are merged with (000000 U0) from the CU to make the complete word which is transferred to the HSB.	
S O m	$-(m) \longrightarrow rX; (rX) + (rA) \longrightarrow rA$	
1	Operate rM address exceeded and preset checkers.  Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rX via sign reversal gates.* Operate rX clear gate. Set MTO. Step PC, set TO.  *The sign reversal gates complement the LSB and check pulse of the sign during transfer to rX.	860 827 429 428 820 821 824 153 120 825 214
то	Compare (rA) and (rX).	None
2	Operate adder for eleven place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input, rA to adder min input. Clear rA and transfer sum from adder to rA. Supply EP.	160 435 125
	*If decimal carry occurs from eleventh digit position, set Overflow FF. If Second Instruction Digit is a minus sign, overflow sets Stop FF.	

SFm	$-(\underline{m}) \longrightarrow rX$ ; $(rX) + (rA) \longrightarrow rA$ .	
1	Operate rM address exceeded and preset checkers.  Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Connect HSB to rX via sign reversal gates.+ Operate rX clear gate. Operate extract circuit in rF.* Set MTO. Step PC, set TO.  *Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.	860 827 429 428 820 821 824 153 120 193 825 214
	+The sign reversal gates complement the LSB and check pulse of the sign during transfer to rX.	
то	Compare (rA) and (rX).	None
2	Operate adder for eleven place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input and rA to adder min input. Clear rA and transfer sum from	160 <b>435</b> 125
	adder to rA. Supply EP.	109 206
	*If decimal carry occurs from eleventh digit position, set Overflow FF.	

S H m	$-(m) \longrightarrow rX; (rX) + (rA) \longrightarrow rA \longrightarrow m$	
1	Operate rM address exceeded and preset checkers. Set BCM to RM.	860 827
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set rM Read FF, set M <sub>1</sub> cores.	820
	Strobe rM sense amplifiers.	821
	Develop Serial Pulse.  Connect HSB to rX via sign reversal gates.*	824 153
	Operate rX clear gate.	120
	Set MTO.	825
	Step PC, set TO.	214
	*The sign reversal gates complement the LSB	
	and check pulse of the sign during transfer to rX.	
то	Compare (rA) and (rX).	None
	compare (III) and (IX).	None
SHm		
2	Operate adder for eleven place addition.*	160
	Operate adder OE and sum comparison checkers.	435
	Connect rX to HSB.  Connect HSB to adder sub input, rA to adder	125
	min input. Clear rA and transfer sum from	
	adder to rA.	109
	Step PC, set TO.	214
	*If decimal carry occurs from eleventh digit position, set Overflow FF.	206+
	+FT206 is present, but its effect is suppressed by	
то	FT214.	
SHm		
3	Operate rM address exceeded and preset checkers.	860
	Connect rA to HSB.	100
	Operate HSB-OEC. Operate HSB-AOC.	429
	Set rM Read FF, set M <sub>1</sub> cores.	428 826
	Develop Staticize Pulse.	823
	Set MTO.	825
	Supply EP.	206
<del></del>	L	1

# DESCRIPTION

Tnm	If (rA) > (rL), Transfer control to m.	
1	Operate HSB-OEC. Operate HSB-AOC. Connect rL to HSB. Set up comparator to perform algebraic	429 428 187
	comparison.*  Delete rX input to comparator and connect HSB.  If 2nd Instruction Digit "n" equals Conditional	172 152
	Transfer Breakpoint Selector setting, pass t1 to set Stop FF. Step PC, set TO.	236 214
	*If (rA) > (rL), the Conditional Transfer FF is set at t5 of PC-2 TO.	
то		
Tnm		
2	Retain results of comparison in comparator. Operate HSB-OEC. Operate HSB-AOC. Connect CR and CU (000000 00) to HSB.* If Conditional Transfer FF is set, connect HSB to CC and operate CC clear gate. Supply EP.	159 429 428 200 209 206
	*The four LSD's of (CR) are merged with eight decimal zeros from CU to make the complete word which is transferred to the HSB.	
U O m	Transfer control to m	
	Operate HSB-OEC. Operate HSB-AOC. Connect CR and CU (000000 00) to HSB. Connect HSB to CC, operating CC clear gate. Supply EP.	429 428 200 208 206

#### DESCRIPTION

гr-		1
Vnm	(m), $(m+1)$ $(m+n-1) \longrightarrow rW$	
	Operate rM address exceeded and preset checkers.	860
	Set BCM to RM.	827
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set rM Read FF, set M <sub>l</sub> cores.	820
	Preset rZW units counter to elevens complement	
1	of the 2nd Instruction Digit. When the rZW	
	units counter reads zero, gate a t59 to set	
	MTO.*+#	817
	Read and restore rZW simultaneously with the	
	reading and restoring of rM. When MTO is set,	İ
	supply EP.	818
	Strobe rM sense amplifiers.	821
	Develop Serialize Pulse.	824
	Step rM counters and rZW units counter once each	
	minor cycle until rZW units counter reads zero.	833
	Supply EP.	206
	*If 2nd Instruction Digit is a zero and if com-	İ
	patibility switch on SC is set to Univac II,	
1	treat instruction as a Skip.	İ
	+If Compatibility switch is set to Univac I,	
	the rZW units counter is unconditionally set to	1
	nine.	1 .
	******	
	#The "Tens" 7 or W line is always up except during	
	the Y or Z instructions.	
L		

### DESCRIPTION

Wnm	$(rW) \longrightarrow m, m+1 \ldots m+n-1$	
	Operate rM address exceeded and preset checkers. Set BCM to RM. Operate HSB-OEC. Operate HSB-AOC. Set rM Read FF, set M1 cores. Preset rZW units counter to elevens complement of the 2nd Instruction Digit. When the rZW	860 827 429 428 820
	units counter reads zero, gate a t59 to set MTO.*+# Read and restore rZW simultaneously with the reading and restoring of rM. When MTO is set,	817
	supply EP.	818
	Strobe rZW sense amplifiers.	819
	Develop Serialize Pulse.	824
	Step rM counters and rZW units counter once each	000
	minor cycle until rZW units counter reads zero. Supply EP.	833 206
	*If 2nd Instruction Digit is a zero and if Com-	
	patibility switch on SC is set to Univac II,	
	treat instruction as a Skip.	
	+If Compatibility switch is set to Univac I the rZW units counter is unconditionally set to nine.	
	#The "Tens" 7 or W line is always up except during the Y or Z instructions.	
X O m	$(rA) + (rX) \longrightarrow rA$	
TO	Compare (rA) and (rX).	None
	Operate adder for eleven place addition.* Operate adder OE and sum comparison checkers. Connect rX to HSB. Connect HSB to adder sub input, rA to adder	160 435 125
	min input. Clear rA and transfer sum from adder to rA. Supply EP.	109 206
	*If decimal carry occurs from eleventh digit position, set Overflow FF. If second instruction digit is a minus sign, overflow sets Stop FF.	

#### DESCRIPTION

	$(m)$ , $(m+1)$ $(m+10n-1) \longrightarrow rZ$	
Ynm	·	
	Operate rM address exceeded and preset checkers.	860
	Set BCM to RM.	827
	Operate HSB-OEC.	429
	Operate HSB-AOC	428 820
	Set rM Read FF, set M1 cores.	020
	Preset rZW tens counter to elevens complement of the 2nd Instruction Digit. Preset rZW units	
İ	counter to one.	İ
	When the rZW tens and units counters read zero,	
	gate a t59 to set MTO. *+	816
	Read and restore rZW simultaneously with the	
	reading and restoring of rM. When MTO is set,	
ĺ	supply EP.	818
	Strobe rM sense amplifiers.	821
	Develop Serialize Pulse.	824
	Step rM counters and rZW units counter once	
	each minor cycle. When the rZW units counter	
	passes trhough zero it steps the rZW tens counter.	833
	Supply EP.	206
	*If 2nd Instruction Digit is a 7, 8, 9, or 0, and	
	if Compatibility switch on SC is set to Univac II.	
	treat instruction as a Skip.	
	+If Compatibility switch is set to Univac I,	
	the rZW tens counter is preset to zero.	
Znm	$(rZ) \longrightarrow m, m+1 \dots m+10n-1$	
	Operate rM address exceeded and preset checkers.	860
	Set BCM to RM.	827
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set rM Read FF, set M1 cores.	820
	Preset rZW tens counter to elevens complement	
	of the 2nd Instruction Digit. Preset rZW units	
	counter to one.	
	When the rZW tens and units counters read zero,	
	gate a t59 to set MTO. *+	816
	Read and restore rZW simultaneously with the	
	reading and restoring of rM. When MTO is set,	0-0
	supply EP.	818
	Strobe rZW sense amplifiers.	819
	Develop Serialize Pulse.	824
	Step rM counters and rZW units counter once each	
	minor cycle. When the rZW units counter passes	022
	through zero it steps the rZW tens counter. Supply EP.	833 206
i !	*If 2nd Instruction Digit is a 7, 8, 9, or 0, and	
	if Compatibility switch on SC is set to Univac II,	İ
	II compacibility switch on 30 is see to onivacily	1
	treat instruction as a Skip.	
	· · · · · · · · · · · · · · · · · · ·	

### UNIVAC II

INSTRUCTION

DESCRIPTION

.n m	Shift rA right, with sign, n places	
All	Preset rZW units counter to the elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO.  Operate rA clear gate.  Operate right shift path of rA and insert a	817 101
	decimal zero into the sign position. * Step rZW and rM counters once each minor cycle	106
	until rZW units counter reads zero.	833
-	Step PC once per minor cycle. +	213
	When MTO is set, supply EP at following tl.	818
	*rA shifts one digit right during each minor cycle of Time-on.	
	+If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting the FT Intermediate Checker FF, and TO.	
-n m	Shift rA right, without sign, n places	
All	Preset rZW units counter to the elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO.  Operate rA clear gate, except for sign position.  Operate right shift path of rA and insert a decimal zero into the (MSD) position.*  Step rZW and rM counters once each minor cycle until rZW units counter reads zero.  Step PC once each minor cycle. +  When MTO is set, supply EP and set TO at following tl.	817 170 107 833 213 818
	*rA shifts one digit right during each minor cycle of Time-on.  +If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting the FT Intermediate Checker FF and TO.	

# DESCRIPTION

;n m	Shift rA left, with sign, n places	
<b>A</b> 11	Preset rZW units counter to elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO.  Operate rA clear gate.  Operate left shift path of rA. *  Insert decimal zero into LSD position of (rA).  Step rZW and rM counters once each minor cycle until rZW units counter reads zero.  Step PC once each minor cycle. +  When MTO is set, supply EP and set TO at following t1.	817 101 103 171 833 213 818
	*rA shifts one digit left during each minor cycle of Time-on.	
	+If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting FT Intermediate Checker FF and TO.	
Onm	Shift rA left, without sign, n places	
All	Preset rZW units counter to elevens complement of the 2nd Instruction Digit. When counter reads zero, gate t59 to set MTO.  Operate rA clear gate, except for sign position.  Operate left shift path of rA. *  Insert decimal zero into LSD position of (rA).  Step rZW and rM counters once each minor cycle until rZW units counter reads zero.  Step PC once each minor cycle. +  When MTO is set, supply EP at following t1.	817 170 104 171 833 213
	*rA shifts one digit left during each minor cycle of Time-on.  +If PC is advanced in excess of thirteen, an Overshift signal is developed which stalls machine operation by setting FT Intermediate Checker FF and TO.	
	machine operation by setting FT Intermediate	The state of the s

### DESCRIPTION

·		
0 0 m	Skip instruction (Supply Ending Pulse and proceed to next instruction) Supply EP.	206
O m	Stop computation if Breakpoint switch on SC is depressed Set Stop FF if Breakpoint switch is depressed. Supply EP.	217 206
90 m	Stop computation Set Stop FF. Supply EP.	218 206
1 n m	60 words from tape to rI, forward	
1	Gate nS (Servo Selector) signal from second Instruction Digit to determine if Uniservo desired will pass interlock.  Gate, FIR, BIR or FIR-BIR to determine if computer will pass interlock to start read operation. # +  If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following tl generate IRP. *  Gate IRP as Sequence I Preset.	629 606 None 621
	+ Computer will pass interlock if:  1. Read Interlock is reset.  2. Reversal Memory is reset.  3. First Block Memory is reset.  4. IO-INT FF is reset.  5. No rewind has been initiated within 3 ms.  * IRP is used to:	
	<ol> <li>Step PC.</li> <li>Set TO.</li> <li>Supply set pulse to Direction Memory.</li> <li>Set Reversal Memory if BIR was returned from Uniservo.</li> <li>Reset Interlock Release FF.</li> <li>Supply Sequence I Preset.</li> </ol>	
	≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)	

# UNIVAC II

INSTRUCTION	DESCRIPTION	FT
l n m	Gate nS signal to Uniservo (n) to alert Read and Forward thyratrons. Gate RP and FP signals to fire Read and Forward	629
2	thyratrons in Uniservo (n). Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.  If Direction Memory agrees with first instruction digit, supply Read Tape Preset and gate an EP to control circuits.	604
	Gate EP to set Read Forward and Start Read FF's after appropriate delay. *  * Length of time before Read Forward FF is set is determined by condition of Reversal Memory. Length of time before Read Control FF is set is determined by condition of Reversal Memory and First Block Memory.	614

#### DESCRIPTION

2 n m	60 words from tape to rI, backward	
1	Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock.  Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start read operation. + ≠  If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following tl gate a pulse to generate IRP. *  Gate IRP as Sequence I Preset.  + Computer will pass interlock if:  1. Read Interlock is reset.  2. Reversal Memory is reset.  3. First Block Memory is reset.  4. IO-INT FF is reset.	629 606 None 621
	5. No rewind has been initiated within 3 ms.	
	<ul> <li>* IRP is used to:</li> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Supply reset pulse to Direction Memory.</li> <li>4. Set Reversal Memory if FIR was returned from Uniservo.</li> <li>5. Reset Interlock Release FF.</li> <li>6. Supply Sequence I Preset.</li> </ul>	
	≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF.  (If First Block Memory is set, Reversal Memory will also be set.)	
то		

	7
Gate nS signal to Uniservo (n) to alert Read and Backward thyratrons.  Gate RP and BP signals to fire Read and Backward thyratrons in Uniservo (n). + Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.  If Direction Memory agrees with First Instruction Digit, supply Read Tape Preset and gate an EP to control circuits.  Gate EP to set Read Backward and Start Read FF's after appropriate delay. *	629 604 609 614
* Length of time before Read Backward FF is set is determined by condition of Reversal Memory. Length of time before Read Control FF is set is determined by condition of Reversal Memory and First Block Memory.	
$(rI) \longrightarrow m$ THRU m+59; 60 words $\longrightarrow rI$ , forward	
Operate rM address exceeded & preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo de-	860
sired will pass interlock.  Gate FIR, BIR or FIR-BIR to determine if	629
operation. + ≠ If FIR, BIR or FIR-BIR pass interlock test set Interlock Release FF. At following tl gener-	606
ate IRP. * Gate IRP as Sequence I Preset.	None 621
+ Computer will pass interlock if: 1. Read Interlock is reset. 2. Reversal Memory is reset. 3. IO-INT FF is reset. 4. First Block Memory is reset. 5. No rewind has been initiated within 3 ms.	
* IRP is used to 1. Step PC. 2. Set TO.	
<ol> <li>Supply set pulse to Direction Memory.</li> <li>Set Reversal Memory if BIR was returned from Uniservo.</li> <li>Reset Interlock Release FF.</li> <li>Supply Sequence I Preset.</li> </ol>	
≠ If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF.  (If First Block Memory is set, Reversal Memory will also be set.)	
	and Backward thyratrons.  Gate RP and BP signals to fire Read and Backward thyratrons in Uniservo (n). + Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.  If Direction Memory agrees with First Instruction Digit, supply Read Tape Preset and gate an EP to control circuits.  Gate EP to set Read Backward and Start Read FF's after appropriate delay. *  * Length of time before Read Backward FF is set is determined by condition of Reversal Memory. Length of time before Read Control FF is set is determined by condition of Reversal Memory and First Block Memory.  (rI) —> m THRU m+59; 60 words —> rI, forward  Operate rM address exceeded & preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock.  Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start read operation. + \neq If FIR, BIR or FIR-BIR pass interlock test set Interlock Release FF. At following tl generate IRP. *  Gate IRP as Sequence I Preset.  + Computer will pass interlock if:  1. Read Interlock is reset.  2. Reversal Memory is reset.  3. IO-INT FF is reset.  4. First Block Memory is reset.  5. No rewind has been initiated within 3 ms.  * IRP is used to  1. Step PC.  2. Set TO.  3. Supply set pulse to Direction Memory.  4. Set Reversal Memory if BIR was returned from Uniservo.  5. Reset Interlock Release FF.  6. Supply Sequence I Preset.  # If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF.  (If FIRst Block Memory is set, Reversal Memory

# UNIVAC II

INSTRUCTION

#### DESCRIPTION

3 n m		
то		
2	Set rM Read FF. Set BCM to RM. Inhibit set of MI cores, strobe rI sense	820 827
	amplifiers, transfer $M_2 \longrightarrow M_1$ and $M_2 \longrightarrow rI$ . Step rI address counters for each word transfer until "59" signal occurs, at which time	
	set MTO, step PC, and set TO.	641
	Develop Serialize Pulse.	824
	Operate HSB-OEC.	429
	Operate HSB-AOC. Step rM and rZW address counters.	428 833
	Gate nS signal to Uniservo (n) to alert Read	033
	and Forward thyratrons.	629
	Gate RP and FP signals to fire Read and For- ward thyratrons in Uniservo (n).	02)
	Gate RP to set Read Interlock. Gate LE of FT604 to ending pulse delay.	604
то		
3	If Direction Memory agrees with First In- struction Digit, supply Read Tape Preset and gate an EP to control circuits.	609
	Gate EP to set Read Forward and Start Read FF's after appropriate delay. *	614
	* Length of time before Read Forward FF is set is determined by condition of Reversal Memory. Length of time before Read Control FF is set is determined by condition of Reversal Memory and First Block Memory.	

1211100110112	C(12 / 10 22	
INSTRUCTION	DESCRIPTION	FT
4 n m	(rI) → m THRU m+59; 60 words → rI, backward	
1	Operate address exceeded & preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo de-	860
	sired will pass interlock. Gate FIR, BIR or FIR-BIR to determine if com-	621
	puter will pass interlock to start read operation. $+ \neq$	606
	If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following tl	
	generate IRP. *	None
	Gate IRP as Sequence I Preset.	629
	+ Computer will pass interlock if:	
	1. Read Interlock is reset.	
	<ol> <li>Reversal Memory is reset.</li> <li>First Block Memory is reset.</li> </ol>	İ
	<ol> <li>First Block Memory is reset.</li> <li>IO-INT FF is reset.</li> </ol>	
	5. No rewind has been initiated within 3 ms.	
	* IRP is used to:	
	1. Step PC.	ĺ
	2. Set TO.	
	<ol> <li>Supply reset pulse to Direction Memory.</li> <li>Set Reversal Memory if FIR was returned</li> </ol>	Ì
	from Uniservo.	
	5. Reset Interlock Release FF.	
	6. Supply Sequence I Preset.	
	≠ If FIR-BIR is returned from Uniservo, set	
	First Block Memory gated by FIR-BIR and set	
	output of Interlock Release FF.	
	(If First Block Memory is set, Reversal Memory will also be set.)	
TO		4
4 n m	Set rM Read FF.	820
4 II III	Set BCM to RM.	827
2	Inhibit set of M <sub>1</sub> cores, strobe rI sense	
	amplfiers, transfer $M_2 \longrightarrow M_1$ and $M_2 \longrightarrow rI$ .	
	Step rI address counters for each word trans- ferred until "59" signal occurs at which time	
	set MTO, step PC, and set TO.	641
	Develop Serialize Pulse.	824
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Step rM and rZW address counters.  Gate nS signal to Uniservo (n).	833 629
	-	02/
,	Gate RP to set Read Interlock. Gate LE of FT604	604

to ending pulse delay.

604

4 n m	If Direction Memory agrees with First Instruction Digit, supply Read Tape Preset and gate an EP to control circuits. Gate EP to set Read Backward and Start Read FF's after appropriate delay. *  Length of time before Read Backward FF is set is determined by conditions of Reversal Memory and First Block Memory.	609 614
5 n m	(m THRU m+59) > tape, 215 pulses per inch. 108 pulses per inch if (n) Tape Density button is depressed.	
1	Operate rM address exceeded & preset checkers. Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo will pass interlock. Gate FIR, BIR or FIR-BIR to determine if com-	860 629
	puter will pass interlock to start write operation. $+ \neq \%$ If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At the following	606
	tl generate IRP. * Gate IRP to generate Sequence "O" Preset.	None 669
	+ Computer will pass interlock if: 1. Write Interlock is reset. 2. Reversal Memory is reset. 3. First Block Memory is reset. 4. IO-INT FF is reset. 5. No rewind has been initiated within 3 ms. 6. Supervisory Control Interlock FF is reset.	
	If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set output of Interlock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)	
	% Gated F and W signal from the First Instruction Digit samples ring switch on Uniservo (n). If tape on Uniservo (n) is ringed, inhibit return of FIR, BIR or FIR-BIR.	
	<ul> <li>* IRP is used to:</li> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Set Reversal Memory if BIR was returned from Uniservo.</li> <li>4. Reset Interlock Release FF.</li> <li>5. Supply Sequence "O" Preset.</li> </ul>	

INSTRUCTION	DESCRIPTION	FT
5 n m	Sequence rM for RH timing.	820
	Strobe rM sense amplifiers.	821
Т0	Transfer M₁→ M3.	829
	Transfer M3 $\longrightarrow$ r0.	
2	Step r0 address counters for each word trans-	
	ferred until "59" signal occurs, at which time	
	set MTO, step PC, and set TO.	681
	Step rM, rZW address counters.	833
	Develop Serialize Pulse	824
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Gate nS signal to Uniservo (n) and alert Write	
	and Forward thyratrons.	629
	Gate WP and FP signals to fire Write and For-	
	ward thyratrons in Uniservo (n). Gate WP sig-	
	nal to set Write Interlock. Gate LE of FT604	
	to ending pulse delay. +	604
	+ If nS signal agrees with Tape Density Selector switch, gate WP to pick up Tape Density relay for 108 PPI.	
то		
3	Supply Write Tape Preset and gate an EP to control circuits.	609
	Gate EP to set Write Forward and Start Write	
	FF's after appropriate delay.*	615
	We found to deal to be down that to the course DD to	
	* Length of time before Write Forward FF is	
	set is determined by condition of Reversal	
	Memory.	
	Length of time before Write Control FF is set	•
į	is determined by condition of Reversal Memory	
	and First Block Memory.	

### DESCRIPTION

6 n m	Rewind Uniservo (n)	
1	Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock.  Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start rewind operation. + ≠  If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At following tl generate IRP. *  Inhibit step PC, supply EP if Uniservo is rewound.  + Computer will pass interlock if:  1. Write Interlock is reset.  2. Reversal Memory is reset.  3. First Block Memory is reset.  4. IO-INT FF is reset.  5. No rewind has been initiated within 3 ms.  6. Supervisory Control Interlock FF is reset.  * IRP is used to:  1. Step PC.  2. Set TO.  3. Set Reversal Memory if FIR was returned from Uniservo.  4. Reset Interlock Release FF.  ≠ If FIR-BIR is returned from Uniservo, set First Block Memory and inhibit IRP.	629 60 <b>6</b> None 608
ТО	11130 Block memory and limibit int.	
2	Gate nS signal to alert Rewind and Backward thyratrons in Uniservo (n). Generate BP signal and supply pulse to initi- ate Rewind Start circuits, supply EP after	629
	Rewind Control FF is set.	619

### DESCRIPTION

		· · · · · · · · · · · · · · · · · · ·
7 n m	(m THRU m+59) -> tape; 54 pulses per inch	
1	Operate rM address exceeded & preset checkers. Gate nS (Servo Selector) signal from Second	860
	Instruction Digit to determine if Uniservo de- sired will pass interlock. Gate FIR, BIR or FIR-BIR to determine if com-	629
	puter will pass interlock to start write oper- ation. $+ \neq \%$	606
	If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF. At the following th	
	generate IRP. * Gate IRP to generate Sequence "O" preset.	No <b>ne</b> 669
	+ Computer will pass interlock if:  l. Write Interlock is reset.	
	2. Reversal Memory is reset.	
	3. First Block Memory is reset.	
	4. IO-INT FF is reset.	
	<ol> <li>No rewind has been initiated within 3 ms.</li> <li>Supervisory Control Interlock FF is reset.</li> </ol>	
	<ul> <li>* IRP is used to:</li> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Set Reversal Memory if BIR was returned</li> </ul>	
	from Uniservo. 4. Reset Interlock Release FF. 5. Supply Sequence "0" Preset.	
	<pre># If FIR-BIR is returned from Uniservo, set First Block Memory gated by FIR-BIR and set of Inter- lock Release FF. (If First Block Memory is set, Reversal Memory will also be set.)</pre>	
	% Gated F and W signal from the First Instruction Digit samples ring switch on Uniservo (n). If tape on Uniservo (n) is ringed, inhibit return of FIR, BIR or FIR-BIR.	
то		

INSTRUCTION	DESCRIPTION	FT
7 n m		
	Set rM Read FF, set M <sub>1</sub> cores.	820
2	Strobe rM sense amplifiers.	821
	Transfer M <sub>1</sub> →M <sub>3</sub> .	829
	Step rM, rZW address counters.	833
	Transfer M3-> r0. Step r0	
	address counters for each word transferred	
	until "59" signal occurs at which time set	
	MTO, step PC, and set TO.	681
	Develop Serialize Pulse.	824
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set 54 pulses per inch thyratron to	420
	write at 54 PPI.	None
	Gate nS signal to Uniservo (n) to alert Write	Hone
	and Forward thyratrons.	629
	Gate WP and FP signals to fire Write and	029
·		
	Forward thyratrons in Uniservo (n). Gate WP	
	signal to set Write Interlock. Gate LE of	104
	FT604 to ending pulse delay.	604
то		
3	Gate an EP to control circuits.	(00
J		609
	Gate an EP to set Write Forward and Start Write	
	FF's after appropriate delay.	615
		1
	•	
1		1

INSTRUCTION	DESCRIPTION	FT
8 n m	Rewind Uniservo (n) with interlock	
	Gate nS (Servo Selector) signal from Second Instruction Digit to determine if Uniservo desired will pass interlock. Gate FIR, BIR or FIR-BIR to determine if computer will pass interlock to start rewind operation. + #  If FIR, BIR or FIR-BIR passes interlock test, set Interlock Release FF (IRG), and at following tl generate IRP. Gate IRG to pick Interlock relay in Uniservo (n). Inhibit step PC, supply EP if Uniservo is rewound.  + Computer will pass interlock if:	629 606 None 607 608
	<ol> <li>Write Interlock is reset.</li> <li>Reversal Memory is reset.</li> <li>First Block Memory is reset.</li> <li>IO-INT FF is reset.</li> <li>No rewind has been initiated within 3 ms.</li> <li>Supervisory Control Interlock FF is reset.</li> <li>          ≠ If FIR-BIR is returned from Uniservo, set First Block Memory and inhibit IRP.</li> <li>NOTE: Uniservo will assume First Block condition</li> </ol>	
	if both Forward and Backward thyratrons are extinguished in the Uniservo.	
то		
8 n m	Gate nS signal to alert Rewind and Backward thyratrons in Uniservo (n). Generate BP signal and supply pulse to initiate rewind start cir-	629
	cuits. Supply EP after Rewind With Interlock relay is	619
	picked up and Rewind Control FF is set.	607

#### DESCRIPTION

10 m	Supervisory keyboard -> rM	
1	Operate rM address exceeded & preset checkers. Generate signal to pass Supervisory Control interlock provided that no Read, Supervisory	860
	Control Type-out, or Supervisory Control Type-in is in progress. Set Supervisory Control Input FF. Set Interlock Release FF provided that Reversal Memory, and First Block Memory is reset, and no	616
	rewind has been initiated within 3 ms. Gate following tl as IRP. * Gate IRP as Sequence I Preset.	No <b>ne</b> 621
	* IRP is used to: 1. Step PC. 2. Set TO. 3. Reset Interlock Release FF. 4. Set Supervisory Control Input FF. 5. Supply Sequence I Preset.	
то		
2	The Sequence I Preset clears and presets the input counters. The K signals (result of setting Supervisory Control Input FF) control the Input Distributor Control circuits to facilitate a Supervisory Control input.  Type in 6 digits, digit by digit, checking each digit for any odd-even error, and step TRI counters after each key is depressed.  Transfer each digit from the N5 cores to M2.  After the 6th digit is typed, transfer M2 —> M1 and type in 6 more digits to M2.  After the 12th digit is typed, set Stop FF and depress Word Release which will step PC and set TO.	No FT
то		
3	Set rM Read FF. Transfer M2 → M1, inhibit set of M1 cores. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Set MTO. Supply EP.	820 645 824 429 428 825 206

FT INSTRUCTION DESCRIPTION  $(rI) \longrightarrow m \text{ thru } m+59$ 30 m Operate rM address exceeded & preset checkers. 860 Generate "O Select" signal from Second In-629 struction digit. Gate "O Select" signal to determine if computer will pass interlock, to start transfer operation. + 606 If "O Select" passes interlock test, set Interlock Release FF. At following tl gate a pulse to generate IRP. \* Gate IRP as Sequence I Preset. 621 + Computer will pass interlock if: 1. Read Interlock is reset. 2. Reversal Memory is reset. 3. IO-INT FF is reset. 4. First Block Memory is reset. 5. No rewind has been initiated within 3 ms. IRP is used to: 1. Step PC. 2. Set TO. 3. Supply set pulse to Direction Memory. 4. Reset Interlock Release FF. 5. Supply Sequence I Preset. TO 2 Set rM Read FF 820 827 Set BCM to RM. Strobe rI sense amplifiers transferring  $M_2 \longrightarrow M_1$  and  $M_2 \longrightarrow rI$ . Step rI address counters for each word transferred until "59" signal occurs, at which time set MTO, step PC, and set TO. 641 Develop Serialize Pulse 824 Operate HSB-OEC. 429 Operate HSB-AOC. 428 Step rM and rZW address counters. 833 629\* Gate LE of FT604 to ending pulse delay. 604 \* FT629 is brought up for a 30 instruction, but is not used because no Uniservo is operated. TO 3 If Direction Memory agrees with instruction Gate EP to control circuits. 609 614\* \* FT614 is brought up for a 30 instruction, but is not used because no Uniservo is operated.

## DESCRIPTION

40 m	(rI) → m thru m+59	
1	Operate rM address exceeded & preset checkers. Generate "O Select" signal from Second Instruc-	860
	tion Digit.  Gate "O Select" signal to determine if computer	629
	will pass interlock to start transfer operation. + If "O Select" passes interlock test, set Inter- lock Release FF. At following tl gate a pulse to generate IRP. *	606
	Gate IRP as Sequence I Preset.	<b>62</b> 1
	+ Computer will pass interlock if:  1. Read Interlock is reset.  2. Reversal Memory is reset.  3. IO-INT FF is reset.  4. First Block Memory is reset.  5. No rewind has been initiated within 3 ms.	
	* IRP is used to:	
	1. Step PC. 2. Set TO. 3. Supply reset pulse to Direction Memory. 4. Reset Interlock Release FF.	
	5. Supply Sequence I Preset.	
то		
2	Set rM read FF, set M <sub>1</sub> cores.  Set BCM to RM.  Inhibit set of M1 cores, strobe rI sense amplifiers transferring M <sub>2</sub> → M <sub>1</sub> and M <sub>2</sub> → rI. Step rI address counters for each word transferred until "59" signal occurs at	820 827
	which time set MTO, step PC, and set TO.	641
	Develop Serialize Pulse. Operate HSB-OEC.	824 429
	Operate HSB-AOC.	429
	Step rM and rZW address counters. Gate RP to set Read Interlock. Gate LE of	833
	FT604 to ending pulse delay. * FT629 is brought up for a 40 instruction,	604 629*
	but is not used because moUniservo is operated.	Ì
TO		
3	If Direction Memory agrees with first instruction, gate an EP to control circuits.	609 614*
	* FT614 is brought up for a 40 instruction, but is not used because no Uniservo is operated.	OIA

## DESCRIPTION

50	(Register determined by SC output button)  → SC printer				
1	Operate rM address exceeded & preset checkers. Generate signal to pass Write Interlock at Write Interlock gate provided the Supervisory Control	860			
	Interlock FF and Write Interlock FF are reset.  Set Interlock Release FF provided the First Block Memory, Reversal Memory, IO-INT are	606			
	reset, and no rewind has been initiated within 3 ms.	None			
	Gate output of Interlock Release FF with a tl to generate IRP. *				
	Gate IRP to generate Sequence O Preset.	None 669			
	Gate IRP to set Supervisory Control Output FF,				
	set Write Interlock.	617 629+			
	* IRP is used to: 1. Step PC. 2. Set TO. 3. Reset Interlock Release FF.				
	<ul><li>4. Set Supervisory Control Output FF.</li><li>5. Supply Sequence O Preset.</li></ul>				
	+ FT629 is picked up for a 50 instruction, but is used only in the FTOC.				

DESCRIPTION

The Sequence O Preset clears and presets the output counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.  Set rZW Read FF,  Set rM Read FF, set M, cores.  Strobe rM sense amplifiers.  Develop Serialize Pulse.  Operate HSB-OEC. Operate HSB-AOC.  Set MTO.  Step PC, set TO.  Above steps are for readout of rM. With FT 620, 821, and 824 deleted, and FT 823, 826, 861 and the read out FT of a particular register inserted, a register type out is accomplished. The sequence for type out from a register is:  Set rZW Read and Write FF's Transfer (rA) — HSB. Operate HSB-OEC. Operate HSB-OEC. Operate HSB-OEC. Set MTO. Step PC, set TO. Set PC, set TO. Set PC, set TO. Set PC, set TO. Set rZW Read FF, set M1 cores. Inhibit set of rM Read/Write FF.  # Up only if rA Output Selector button is depressed. Other FT signals are: 1, rF 192			
The Sequence O Preset clears and presets the output counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.  Set rZW Read FF.  Set rM Read FF, set M1 cores.  Strobe rM sense amplifiers.  Develop Serialize Pulse.  Operate HSB-ADC.  Set MTO.  Step PC, set TO.  Above steps are for readout of rM. With FT 820, 821, and 824 deleted, and FT 823, 826, 861 and the read out FT of a particular register inserted, a register type out is accomplished. The sequence for type out from a register is:  Set rZW Read and Write FF's  Transfer (rA) — HSB.  Operate HSB-AOC.  Develop Staticize Pulse  Set MTO.  Step PC, set TO.  Set rZW Read FF, set M1 cores.  Inhibit set of rM Read/Write FF.  + Up only if rA Output Selector button is depressed.  Other FT signals are:  1. rF 192	50		
put counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.  Set rZW Read FF.  Set rM Read FF, set M1 cores.  Strobe rM sense amplifiers.  Develop Serialize Pulse.  Operate HSB-OEC.  Operate HSB-AOC.  Set MTO.  Step PC, set TO.  Above steps are for readout of rM. With FT 820, 821, and 824 deleted, and FT 823, 826, 861 and the read out FT of a particular register inserted, a register type out is accomplished. The sequence for type out from a register is:  Set rZW Read and Write FF's  Transfer (rA) — HSB.  Operate HSB-OEC.  Operate HSB-AOC.  Develop Staticize Pulse  Set MTO.  Step PC, set TO.  Set rZW Read fF, set M1 cores. Inhibit set of rM Read/Write FF.  + Up only if rA Output Selector button is depressed. Other FT signals are: 1. rF 192	то	· · · · · · · · · · · · · · · · · · ·	
3. rA 100 4. rX 125 5. CC 210 6. CR 248  The EP gated by FT818 in the Control Circuits is suppressed by FT214.	2	put counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.  Set rZW Read FF. Set rM Read FF, set M1 cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Set MTO. Step PC, set TO.  Above steps are for readout of rM. With FT 820, 821, and 824 deleted, and FT 823, 826, 861 and the read out FT of a particular register inserted, a register type out is accomplished. The sequence for type out from a register is: Set rZW Read and Write FF's Transfer (rA) —> HSB. Operate HSB-OEC. Operate HSB-OEC. Operate HSB-AOC. Develop Staticize Pulse Set MTO. Step PC, set TO. Set rZW Read FF, set M1 cores. Inhibit set of rM Read/Write FF.  + Up only if rA Output Selector button is depressed. Other FT signals are:  1. rF 192 2. rL 187 3. rA 100 4. rX 125 5. CC 210 6. CR 248	818 820 821 824 429 428 825 214 818* 100+ 429 428 823 825 214 826 861
то	TO		

INSTRUCTION DESCRIPTION FT Operate HSB-OEC. Operate HSB-AOC. 50 429 428

3	Operate HSB-AOC.  Set rZW Read/Write FF's.  Strobe rZW sense amplifiers.  Set rZW Read FF, set M <sub>1</sub> cores.  Develop Serialize Pulse.  Set MTO.  Transfer M <sub>1</sub> -> M <sub>3</sub> .  Inhibit set of rM Write FF.  Transfer M <sub>3</sub> -> M <sub>4</sub> .  Step PC, set TO.	428 818 819 820 824 825 829 861 685 214
то		
4	Supply EP.	206
50 Breakpoint	(Register determined by SC output button)  SC printer  Stop computer if Type Out Breakpoint switch on SC is operated.	
1	Operate rM address exceeded & preset checkers. Generate signal to pass write interlock at Write Interlock gate provided that Supervisory Control	860
	Interlock FF and Write Interlock FF is reset.  Set Interlock Release FF provided that, First Block Memory, Reversal Memory, IO-INT are reset, and no rewind has been initiated within 3 ms.	606 None
	Gate output of Interlock Release FF with a tl	
	to generate IRP. * Gate IRP to generate Sequence O Preset. Gate IRP to set Supervisory Control Output FF,	None 669
	set Write Interlock. Set Stop FF if Output Breakpoint switch is thrown.	617 218
		629+
	* IRP is used to:  1. Step PC 2. Set TO 3. Reset Interlock Release FF 4. Set Supervisory Control Output FF 5. Supply Sequence O Preset	
	+ FT 629 is picked up for a 50 instruction, but is used only in the FTOC.	

## DESCRIPTION

TO		
50 Breakpoint		
2	The Sequence O Preset clears and present the out-	
	put counters. The T signals (result of setting the	
	Supervisory Control Output FF) control the Output	
İ	Distributor control circuits to facilitate a Super-	
	visory Control output.	
	, case of the party of the part	
	Set rZW Read FF.	818
	Set rM Read FF, set Ml Cores.	820
	Strobe rM sense amplifiers.	821
	Develop Serialize Pulse.	824
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Set MTO.	825
	Step PC, set TO.	214
	Above steps are for read out of rM. With FT	
	820, 821, and 824 deleted and FT 823, 826,	
	861, and the read out FT of a particular	
	register inserted, a register type out is	
	accomplished. The sequence for read out	
	from a register is:	
	m	100
	Transfer $(rA) \longrightarrow HSB$ .	100+
	Operate HSB-OEC.	429
	Operate HSB-AOC.	428
	Develop Staticize Pulse.	823
	Set MTO.	825
	Step PC, set TO.	214
	Set rZW Read FF.	826
	Inhibit set of rM Read/Write FF's.	861
	Set rZW Read FF.	818*
	+ Up only if rA Output Selector button is de-	
	pressed.	
j	Other FT signals are:	
	1. rF 192	
	2. rL 187	
	3. rA 100	
	4. rx 125	
	5. CC 210	
	6. CR 248	
	*The EP gated by FT818 in the control circuits	
•	is suppressed by FT214.	
l l		
TO		

### DESCRIPTION

50 Breakpoint				
•	Operate HSB-OEC.	429		
3	Operate HSB-AOC.			
	Set rZW Read/Write FF's.	818		
	Strobe rZW sense amplifiers.	819		
	Set rZW Read FF, Set M <sub>1</sub> Cores.	820		
	Develop Serialize Pulse.	824		
	Set MTO.	825		
	Transfer $M_1 \rightarrow M_3$ .	829		
	Inhibit rM Write FF.	861 685		
	Transfer $M_3 \xrightarrow{\longrightarrow} M_4$ . Step PC, set TO.	214		
	Step 10, 3et 10.	214		
ТО				
4	Supply EP.	206		
50 Skip	(Register determined by SC output button)			
	->Printer.			
	Skip the type out if Skip Type Out switch on SC			
	is operated. Supply EP (i <b>f</b> switch is operated)	206		
	Supply Er (II Switch is Operated)	200		
Empty	rM, successive words—>SC printer			
1	Operate rM address exceeded $\&$ preset checkers.	860		
	Insert decimal zeros onto HSB.	401		
	Operate HSB-OEC.	429		
	Operate HSB-AOC.	428		
	Operate HSB -> CR gate, operate CR clear gate.	201		
	Generate a signal to pass write interlock at			
	Write Interlock gate provided the Supervisory Control Interlock FF and Write Interlock are			
	reset.	606		
	Set Interlock Release FF provided the First	000		
	Block Memory, Reversal Memory, IO-INT are reset			
	and no rewind has been initiated within 3 ms.	None		
	Gate output of Interlock Release FF with a tl			
	to generate IRP.	None		
	Gate IRP to generate Sequence O Preset.	669		
	Gate IRP to set Supervisory Control Output FF,			
	to Write Interlock.	617		
	* IRP is used to:	629+		
	1. Step PC.			
	2. Set TO.			
	3. Reset Interlock Release FF.			
	4. Set Supervisory Control Output FF.			
	5. Supply Sequence O Preset.			
	+FT629 is picked up for an EMPTY instruction,			
	but is used only in FTOC.			
TO				
TO	$oldsymbol{L}_{-}$	1		

DESCRIPTION	FT
The Sequence O Preset clears and presets the output counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.	
Set rM Read FF, Set M <sub>1</sub> cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Set MTO. Step PC, set TO.	820 821 824 429 428 825 214
Operate HSB-OEC. Operate HSB-AOC. Set rZW Read/Write FF's. Set rM Read FF, Set M <sub>1</sub> Cores. Strobe rZW sense amplifiers Develop Serialize Pulse. Set MTO. Transfer M <sub>1</sub> → M <sub>3</sub> . Inhibit set of rM Read/Write FF's. Read M <sub>3</sub> , transfer M <sub>3</sub> → M <sub>4</sub> . Step PC, set TO.	429 428 818 820 819 824 825 829 861 685 214
Transfer CC -> min input adder, (000000 000001) sub input adder. Transfer sum from unbarred adder to CC after clearing CC.  Operate adder for 12-place addition.  Operate adder OE and sum comparison checkers.  Supply reset pulse to Overflow FF.  Transfer (CR) -> SR distributor line without delay.  Supply EP.  Note: EMPTY instruction is started by depressing the Empty switch on SC. It is executed in Beta time with the typed information being read from rM location, designated by SR - the current CC reading. After the EP, two skip instructions will be executed because of the decimal zeros read into CR during PG-1, thus permitting (CC) to set up into SR with Next moreover to be emptied.	212 714 435 737 204 206
	The Sequence O Preset clears and presets the output counters. The T signals (result of setting the Supervisory Control Output FF) control the Output Distributor control circuits to facilitate a Supervisory Control output.  Set rM Read FF, Set M1 cores. Strobe rM sense amplifiers. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Set MTO. Step PC, set TO.  Operate HSB-AOC. Set rZW Read/Write FF's. Set rM Read FF, Set M1 Cores. Strobe rZW sense amplifiers Develop Serialize Pulse. Set MTO. Transfer M1 → M3. Inhibit set of rM Read/Write FF's. Read M3, transfer M3 → M4. Step PC, set TO.  Transfer CC → min input adder, (000000 000001) sub input adder. Transfer sum from unbarred adder to CC after clearing CC. Operate adder for 12-place addition. Operate adder oE and sum comparison checkers. Supply reset pulse to Overflow FF. Transfer (CR) → SR distributor line without delay. Supply EP.  Note: EMPTY instruction is started by depressing the Empty switch on SC. It is executed in Beta time with the typed information being read from rM location, designated by SR - the current CC reading. After the EP, two skip instructions will be executed because of the decimal zeros read into CR during

INSTRUCTION	DESCRIPTION	FT
Fill	SC keyboard -> rM, successive words	
1	Operate rM address exceeded & preset checkers. Insert decimal zeros onto HSB. Operate HSB-OEC. Operate HSB-AOC. Operate HSB—> CR gate, Operate CR clear gate Generate signal to pass Supervisory Control Interlock, provided that no read, Supervisory Control type-out, or Supervisory Control type-in	860 401 429 428 201
	is in progress.  Set Interlock Release FF, provided that Reversal  Memory and First Block Memory are reset, and no rewind has been initiated within 3 ms. Gate	616
	following tl as IRP. * Gate IRP as Sequence I Preset.	None 621
	<ul> <li>* IRP is used to:</li> <li>1. Step PC.</li> <li>2. Set TO.</li> <li>3. Reset Interlock Release FF.</li> <li>4. Set Supervisory Control Input FF.</li> <li>5. Supply Sequence I Preset.</li> </ul>	
Fill TO		
2	The Sequence I Preset clears and presets the input counters. The K signals (result of setting Supervisory Control Input FF) control the Input Distributor control circuits to facilitate a Supervisory Control input. Type in 6 digits, digit by digit, check each digit for an odd-even error, and step TRI counters after each key is depressed. Transfer each digit from the $N_5$ cores to $M_2$ . After the 6th digit is typed, transfer $M_2 \longrightarrow M_1$ and type in 6 more digits to $M_2$ . After the 12th digit is typed, set Stop FF and depress Word Release which will step PC and set TO.	No FT
то		

INSTRUCTION	DESCRIPTION	FT
3	Set rM Read FF, set M <sub>1</sub> Cores. Read M <sub>2</sub> . Transfer M <sub>2</sub> → M <sub>1</sub> . Develop Serialize Pulse. Operate HSB-OCC. Operate HSB-AOC. Transfer CC→ min input adder, (000000 000001) to sub input adder. Transfer sum from unbarred adder to CC after clearing CC. Operate adder for 12-place addition. Operate adder OE and sum comparison checkers. Supply reset pulse to Overflow FF. Transfer (CR) → SR Distributor Line without delay. Set MTO. Supply EP.  Note: FILL instruction is started by moving the CR Interlock/Fill Mem switch on Supervisory Control to the Fill Mem position. It is executed in Beta time with the typed information going to the memory location designated by the SR, which contains the current CC reading. After the EP two skip instructions will be executed because of the decimal zeros read into CR during PC-1, thus permitting (CC) to set up in SR the next memory address to be filled.	820 645 824 429 428 212 714 435 737 204 825 206
Clear CC	CU (000000 000000) -> CC  Connect CU (000000 000000) to HSB. Operate HSB-OEC. Operate HSB-AOC. Connect HSB to CC, clear CC. Supply EP.  Note: By depressing the clear C switch on Supervisory Control, CY is automatically jammed to Beta, and the addition of one to (CC) is inhibited.	401 429 428 208 206

## DESCRIPTION

SCT_CP	One word S.C. keyboard—>CP	T
SCI-CR 1	Generate signal to pass Supervisory Control interlock provided that no read, Supervisory Control type-out, or Supervisory Control type-in is in progress.  Set Interlock Release FF provided that Reversal Memory, First Block Memory, and Rewind Frequency control is reset. Gate tlafter setting Interlock Release FF as IRP. *  Gate IRP as Sequence I Preset.  Gate IRP to set Supervisory Control FF.  Supply reset pulse to Overflow FF.  * IRP is used to:  1. Step PC.  2. Set TO.	616 None 621 616 737
	<ol> <li>Reset Interlock Release FF.</li> <li>Set Supervisory Control FF.</li> <li>Supply Sequence I Preset.</li> </ol>	
то		
2	The Sequence I Preset clears and presets the input counters. The K signals (result of setting Supervisory Control Input FF) control the Input Distributor control circuits to facilitate a Supervisory Control input.  Type in 6 digits, digit by digit, check each digit for an odd-even error, and step TRI counters after each key is depressed. Transfer each digit from the N <sub>5</sub> cores to M <sub>2</sub> . After the 6th digit is typed, transfer M <sub>2</sub> M <sub>1</sub> and type in 6 more digits to M <sub>2</sub> . After the 12th digit is typed, set Stop FF, depress Word Release which will step PC and set TO.	No FT
то		
3	Inhibit set of rM Read/Write FF's. Enable set of rZW Read FF. Develop Serialize Pulse. Set rZW Read FF, set M <sub>1</sub> Cores Read M <sub>2</sub> , transfer M <sub>2</sub> → M <sub>1</sub> . Set MTO. Operate HSB-OEC Operate HSB-AOC Step PC, set TO, and inhibit EP supplied by FT818.	861 818 824 820 645 825 429 428

## UNIVAC II

INSTRUCTION	DESCRIPTION	FT
SCI-CR 4	Preset BCM to RM. Inhibit rM Read/Write FF. Enable set of rZW Read/Write FF's. Set rZW Read FF. Strobe rZW sense amplifiers. Develop Serialize Pulse. Operate HSB-OEC. Operate HSB-AOC. Connect HSB to CR, clear CR. Read LH(CR)—> SR. Set MTO. Supply EP NOTE: CR TYPE IN switch will jam CY to Beta, and set up SR for SCI-CR.	827 861 818 820 819 824 429 428 201 204 825 206
Memory Clear	Connect CU (000000 000000) to HSB.  Operate HSB-OEC.  Operate HSB-AOC.  Develop Staticize Pulse.  Set rM Read FF, set M <sub>1</sub> Cores.  Operate rM address exceeded and preset checkers.  Set MTO.	401 429 428 823 826 860 825

# 4. CONDENSED INSTRUCTION REFERENCE.

This section is similar to Section 3 in that it lists the instructions, in order and by PC steps. However, it lists the FT signals associated with each PC step by number only, and not with description. This offers a rapid reviewal of FT signals present during maintenance routines.

### UNIVAC II

INDIRUCTIONS			
	Program		
	Counter	<b>—</b> a	•• .
Instruction	<u>Step</u>	FT Signals	Notes
A	1	120, 126, 214, 429, 820, 821 824, 825, 827, 428, 860	In all cases a PC step not shown for
	2	109, 125, 160, 206, 435	an F order is the same as that step without "F".
A #3		100 107 100 014 400 000	MICHOUL I
AF	1	120, 126, 193, 214, 429, 820 821, 824, 825, 827, 428, 860	
AH	1	Same as A PC 1	
	2	Same as A PC 2, inhibit 206, pi	ck up 214
	3	Same as H	
В		101, 105, 120, 126, 206, 429, 820, 821, 824, 825, 827, 428, 860	
BF		101, 105, 120, 126, 193, 206, 429, 820, 821, 824, 825, 827, 428, 860	
c		100, 206, 429, 823, 825, 826, 860, 428, 101, 108	
D	1	101, 105, 138, 151, 152, 214, 429, 820, 821, 824, 825, 827, 860, 428	
	2	101, 103, 159, 171, 214, 226	
D	3-14	109, 145, 159, 188, 246, 435, 714	
	14	228, 244	
	15	101, 109, 111, 125, 159, 214 435, 714	
	16	101, 106, 120, 123, 159, 161, 206	
DF	1	101, 105, 138, 151, 152, 193 214, 429, 820, 821, 824, 825 827, 428, 860	
Е		193, 206, 429, 820, 821, 824, 825, 827, 832, 428, 860, 101, 105	

ALYSIS OF STRUCTION		UNIVAC II
EF	1	193, 214, 429, 820, 821, 824, 101 825, 827, 831, 832, 860, 428, 105
	2	100, 206, 429, 823, 825, 826 860, 428
F		190, 206, 429, 820, 821, 824 825, 827, 860, 428
G		192, 206, 429, 823, 825, 826 860, 428
Н		100, 206, 429, 823, 825, 826, 860, 428
I		187, 206, 429, 823, 825, 826, 860, 428
J		125, 206, 429, 823, 825, 826, 860, 428
K		100, 101, 108, 185, 206, 429, 428
L		120, 126, 185, 206, 429, 820, 821, 824, 825, 827, 860, 428
LF		120, 126, 185, 193, 206, 429, 820, 821, 824, 825, 827, 428, 860
MP	1	101, 108, 110, 113, 120, 126, 139, 214, 429, 435, 820, 821, 824, 825, 827, 860, 428
MNP	2	110, 113, 214, 435, 714
MNP	3	110, 113, 151, 214, 435, 714
MN	4	100, 101, 108, 112, 113, 120, 123, 159, 190, 214, 226, 435, 428, 429
NMP	5-15	109, 147, 159, 188, 246, 435, 714
MNP	14	244
MNP	15	149, 161, 215, 228

		~	~ ~
UNI	V P	U	11

ANALYSIS OF INSTRUCTIONS		UNIVAC II	
MF-PF	1	101, 108, 110, 113, 120, 126, 139, 193, 214, 429, 435, 820, 821, 824, 825, 827, 860, 428	
*N	1	101, 108, 110, 113, 120, 139 *(N, NFP and PF 153, 214, 429, 435, 820, 821, have P C steps and same FT signa	ls
*Nf	1	as M and MF ex- 101, 108, 110, 113, 120, 139, cept as noted) 153, 193, 214, 429, 435, 820, 821, 824, 825, 827, 860, 428	
*P	4	100, 101, 108, 112, 120, 123, **If 2nd Inst. digi 159, 190, 214, 226, 429, 428 is zero treat	t
Q	1	152, 156, 187, 214, 236, 429, skip if compati- bility switch is	
	2	set to Univac II. 159, 200, 206, 209, 429, 428	
R		206, 245, 429, 823, 825, 826 860, 428	_
S	1	120, 153, 214, 429, 820, 821, 824, 825, 827, 860, 428	
	2	109, 125, 160, 206, 435	
SF	1	120, 153, 193, 214, 429, 820, 821, 824, 825, 827, 860, 428	
SH	1	Same as S PC 1	
	2	109, 125, 160, 214, 435	
	3	100, 206, 429, 823, 825, 826, 860, 428	
T	1	152, 172, 187, 214, 236, 429, 428	
	2	159, 200, 206, 209, 429, 428	
U		200, 206, 208, 429, 428	_
V		429, 817, 818, 820, 821, 824, 827, 833, 860, 428, 206**	

NSTRUCTIONS	1	UNIVAC II
W		429, 817, 818, 819, 820, 824, 827, 833, 860, 428, 206**
х		109, 125, 160, 206, 400, 435
Y		429, 816, 818, 820, 821, 824, 827, 833, 860, 428, 206* *If 2nd Inst. digit is a 7, 8, 9 or 0
Z		428, 429, 816, 818, 819, 820 and if compatibility switch is set to Univac II treat in-
on all		101, 106, 213, 817, 818, 833 struction as skip.
-n all		107, 170, 213, 817, 818, 833 ** If 2nd Inst. digit is zero and com-
;n all		101, 103, 171, 213, 817, 818, patibility switch is set to Univac II, treat instruc-
0 n all		104, 170, 171, 213, 817, 818, tion as a Skip. 833.
00		206
.0		206, 217
90		206, 218
ln	1	606, 621, 629
	2	609, 604, 614, 629
2n	1	606, 621, 629
	2	609, 604, 614, 629
3n	1	606, 621, 629, 860,
	2	429, 604, 629, 641, 820, 824, 827, 833, 428
	3	609, 614
4n	1	606, 621, 629, 860,
	2	429, 604, 629, 641, 820, 824, 827, 833, 428
	3	609, 614
5n	1	606, 629, 669, 860

5n	2	429, 604, 629, 681, 820, 821, 824, 829, 833, 428
	3	609, 615
6n	1	606, 608, 629
	2	619, 629
7n	1	606, 629, 669, 860
	2	429, 604, 629, 681, 820, 821, 824, 829, 833, 428
	3	609, 615
8n	1	606, 607, 608, 629
	2	607, 619, 629
10m	1	616, 621, 860
	2	
	3	206, 428, 429, 645, 820, 824, 825
10, CR	1	616, 621, 737,
	2	
	3	645, 818, 820, 825, 861, 214, 428, 429, 824
	4	201, 203, 428, 429, 818, 819, 820, 824, 825, 827, 861, 206
30		Same as 3n except O Selector signal prevents tape operation.
40		Same as 4n except O Selector signal prevents tape operation.
50	1	606, 617, 669, 629*, 860 *Note 629 is
	2	picked up but 214, 429, 685, 825, 818, 428 used only in FTOC.
		M 820, 821, 824
		A 100, 823, 826, 861
		X 125, 823, 826, 861

ANALYSIS OF INSTRUCTIONS			UNIVAC II
50	2	L 187	823, 826, 861
		F 192	823, 826, 861
		cc 210	823, 826, 861
		CR 248	823, 826, 861
	3		428, 429, 685, 818, 819, 824, 825, 861, 829
	4	206	
50 Breakpo	int		
	1	218	, 606, 617, 669, 629, 860
	2	Sam	e as 50 PC-2
	3	Sam	e as 50 PC-3
	4	Sam	e as 50 PC-4
50 Skip	1	206	
*Fill	1 2	201	*Beta cycle is allowed to excite on PC4 of Fill or PC3 of Empty.(F.T.
	3	206	204, 212, 435, 714, 429, 645, 820, 824, 825 737 are up during
*Empty	1		, <b>4</b> 01, 429, 606, 617, 669, 428
	2		, 429, 820, 821, 824, 825, , 818
	3		, 428, 429, 685, 818, 819, , 824, 825, 829, 861
	4	206	
Clear CC		206	, 208, 401, 428, 429
β Compute			, 206, 429, 820, 821, 824, , 827, 860, 428
BETA		204	, 212, 435, 714, 737
GAMMA		203	, 203K
DELTA		850	, 203K
Memory Cle	ar	401 825	, 429, 823, 826, 860, 428, 89

#### 5. DESCRIPTION OF FUNCTION TABLE SIGNALS.

The Function Table signals described on the following pages generate the minor sequences which complete the instruction routines. The FT signals are initiated by either the decoding of a programmed instruction or by some element of the automatic interval programming of the computer. Figure 1 presents, logically, the signals which control the alerting of the FT signals.

The FT signals are listed in the numerical order of their assigned numbers. Duplicated signals are indicated with the barred notation, e.g., 100 and  $\overline{100}$ . In the instances where an FT signal originates from several drivers, symbols are used following the FT signal number to differentiate between the various outputs to facilitate identification in the outlying circuits, e.g. FT160A, FT160B, FT160C, etc. Most FT signals are negative-going, those that are not usually carry a plus sign following the FT number; e.g. FT645+.

Pertinent information concerning the FT signals is presented in the columns following the FT number. Column 1 locates the chassis in which the FT signal is generated and gives the output terminal on which the FT signal appears. Column 2 lists the test terminal, for maintenance purposes, on which the full signal appears. Column 3 names the vacuum tube on the chassis from which the FT signal appears. Column 4 lists the signal-no signal condition of the FT signal; i.e., the voltage levels that appear on the corresponding test terminal of the FT. Column 5 provides a logical description of the function performed by each FT signal.




Figure 1. Logical Diagram, Function Table Signals




Figure 1. Logical Diagram, Function Table Signals (cont'd.)

Function Table	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	S/NS	<u>Definition</u>
√100	B5T28	<b>A</b> 2	V1	60/90	Connect rA to HSB.
<u>√100</u>	B5T29	A4	V2	60/90	
~101	B3T65	C2	V5	60/90	Operate rA clear gate.
.401	B3T33	C1	V4	60/90	
, 103	B10T54	A12	V1	60/90	Operate left shift path of rA (including
103	B10T29	A13	V2	60/90	sign).**
√10 <b>4</b>	B10T85	G6	V13	60/90	Operate left shift path of rA
√ <del>104</del>	B10 <b>T87</b>	<b>G7</b>	V14	60/90	(excluding sign).**
<sup>J</sup> 105	B3T43	E4	V8	60/90	Connect HSB to rA.
105	взт38	С7	<b>V7</b>	60/90	
106A	B12T56	A4	<b>V</b> 2	60/90	Operate right shift path of rA.
106A	B12T54	<b>A</b> 2	<b>V</b> 1	60/90	
√06B	B12T62	A7	V4	60/90	Insert decimal zero into sign
106B	B12T60	A6	v3	60/90	position in rA.
i 106C	B12T39	C4	V6	60/90	Transfer sign from comparator to
106C	B12T35	<b>C3</b>	V5	60/90	rA and rX.
~107	B10 <b>T46</b>	Gl	V11	60/90	Operate right shift path of rA, and insert a decimal zero into the
107	B10T81	G3	V12	60/90	MSD position.*
- - 108	C1V66	C6	V6	60/90	Connect CU (000000 000000) to rA.
√ <del>108</del>	C1V33	C3	<b>V</b> 5	60/90	
109A	C4V60	A6	V3	60/90	Connect HSB to adder sub input.
109A	C4V62	C1	V4	60/90	

<sup>\*\*</sup> rA shifts one digit left for each minor cycle of Time-On.

<sup>\*</sup> rA shifts one digit right for each minor cycle of Time-On.

Function Table	n <u>Chassis</u>	<u>TT</u>	<u>Tube</u>	S/NS	<u>Definition</u>
∠109D	C4V66	C4	V5	60/90	Connect rA to adder min input. Clear
109D	C4V68	С6	V6	60/90	rA and transfer sum from adder to rA.
110	<del>C3B56-</del> C3V5 6	A2	V1	60/90	Connect rL to adder sub input. Transfer (rL) to adder, replacing sign digit with a decimal zero.
$\overline{110}$	C3V29	A4	V2	60/90	sign digit with a decimal zero.
<b>V</b> 111	B5T85	<b>G</b> 5	V13	60/90	Connect CU (round-off 000000 000005)
$\sqrt{111}$	B5T87	G7	V14	60/90	to adder min input.
112A	B11 <b>T7</b> 0	C7	V7	60/90	Connect CU (050000 000000) to the
₹12A	B11 <b>T7</b> 3	E3	<b>v</b> 8	60/90	adder sub input.
/112B	B11T75	E6	V9	60/90	Clear MQC to binary zero and set up
112B	B11 <b>T77</b>	E8	V10	60/90	nines complement of digit in MQC.
112C	B11T81	G2	V11	60/90	Transfer the LSD of (rX) to MQC.
112C	B11T83	<b>G4</b>	V12	60/90	
113	B3T87	G7	V14	60/90	Connect rA to adder min input.  Clear rA and read sum from adder to rA (transfer ends at t12 to TO).
113	B3T83	G6	V13	60/90	to TA: (transfer ends at t12 to 10).
√120	B3T31	A7	V3	60/90	Operate rX clear gate.
120	B3T58	A6	<b>V</b> 2	60/90	
123	C1V62	A8	V4	60/90	Operate right shift path in rX.
123	C1V31	A7	<b>V3</b>	60/90	
125	B5T67	C6	V6	60/90	Connect rX to HSB.
125	B5T72	C8	<b>V7</b>	60/90	
- 126	C1V73	E3	v8	60/90	Connect HSB to rX.
126	C1V70	<b>C6</b>	<b>V7</b>	60/90	
-138A	B8T60	A7	V3	60/90	Clear MQC to decimal zero.
138A	B8T64	А8	V4	60/90	

Function Table	<u>Chassis</u>	TT	Tube	S/NS_	Definition
√138B	B8T66	C3	V5	60/90	Preset BC-120 in MQC to the non-complement state thereby alerting
√138B	B8T68	С6	V6	60/90	the non-complementing gates between MQC and MQC-FT.
<b>√</b> 139	B8T71	E2	V7	60/90	Preset BC-120 to the complement state, thereby alerting the complement gates
<del>/139</del>	B8T73	E3	<b>v</b> 8	60/90	connecting the MQC and MQC-FT.
145A	C5V62	C1	V4	60/90	Gate non-complement output of BC-120 to operate Improper Division Detector
√145A	C5V60	A6	V3	60/90	in MQC.#
	C5V68	C6	<u>v</u> 6	60/90	Enable non-complement output of
145B	C5V66	С3	<b>V</b> 5	60/90	BC-120 to develop SIX signal.
145C	C5V73	E3	<b>v</b> 8	60/90	Step MQC at t2 following each sub- traction until the Through-Zero
√145C	C5B71	E2	<b>V7</b>	60/90	signal is developed, then produce the OR CYCLE.
√147A	B6T83	<b>G</b> 3	V12	60/90	Sample (MQC-FT). If digit is < 3, reset the ≥ 3FF, this transfers (rL) to HSB and supplies one stepping pulse to MQC. If digit is ≥ 3, set the ≥ 3FF, this transfers (rF) to HSB and supplies three stepping pulses to MQC.
147A	B6T87	G7	V14	60/90	
√147B	B6T81	G2	V11	60/90	If digit in MQC-FT=0, set IER and
√147B	B6T85	G6	V13	60/90	IER-OR FF's at following t2.
149	B12T73	E3	<b>V</b> 8	60/90	Inhibit generating a second IER CYCLE in the case that a decimal zero is set
149	B12T71	С7	V7	60/90	up in the MQC.
<b>~151</b> €	C3D60	A6	<b>V3</b>	60/90	Disconnect rA input to comparator and connect rL.*
151	C3V33	<b>A8</b>	V4	60/90	Connect II.

<sup>#</sup> If rL≤ rA, Improper Divison occurs at t2 of the eleventh minor cycle of PC-3.

<sup>\*</sup> Sign comparison is performed on (rA) and (rL).

Function Table	Chassis	TT	<u>Tube</u>	<u>s/ns</u>	<u>Definition</u>
-152A	C3V68	<b>C</b> 5	V6	60/90	Disconnect rX input to comparator and
-152A	C3V66	C3	V5	60/90	connect HSB.*
~152B ~	C3V42	E3	V8	60/90	Connect HSB to comparator.
√152B · c	C3V39	С8	V7	60/90	
√153A	B8T75	E6	<b>V</b> 9	60/90	Connect HSB to rX via sign reversal
153A	B8T44	E7	V10	60/90	gates.#
√153B	B8T81	G2		60/90	Operate sign reversal gates in rX.
€ 153B	B8T48	<b>G4</b>	V12	60/90	
∟ 156A	C3V87		V14	60/90	Set up comparator to perform
156A	C3V85		V13	60/90	equality comparison.##
∞ 156B	C3V48		V12	60/90	
156B	C3V79		V11	60/90	
- 156C	C3V77	E7	V10	60/90	
- 156C	C3V75	E5	<b>V</b> 9	60/90	
159	B6T46	E5	V9	60/90	Retain results of comparison in
159	B6T48	E6	V10	60/90	comparator.

<sup>\*</sup> Sign comparison is performed on (rA) and (rL).

<sup>\*</sup> The sign reversal gates complement the LSB and Check Pulse of the sign digit during transfer to rX.

<sup>##</sup> If rA = rL develop CT signal.

Function Table	Chassis	<u>II</u>	<u>Tube</u>	<u>s/ns</u>	<u>Definition</u>
-160A	C4V70	C7	<b>v</b> 7	60/90	Operate adder for eleven-place
-160A	C4V71	E3	<b>v</b> 8	60/90	addition. **
ι 160B	C4V75	E5	<b>V</b> 9	60/90	
√160B	C4V77	E8	V10	60/90	
- 160C	C4V79	G2	<b>V</b> 11	60/90	
√ 160C	C4V81	<b>G</b> 3	<b>V</b> 12	60/90	
√160D	C4V85	G6	V13	60/90	
√ 160D	C4V87	G7	V14	60/90	
√161A	B12T44	E8	V10	60/90	Transfer sign from comparator to rA
161A	B12T75	E5	<u>v9</u>	60/90	and rX.
<b>6∕161</b> +	B12T81	G3	V12,10	090/60	Inhibit the insertion of a decimal
161+	B12T79	<b>G</b> 2	V11, 9	90/60	zero into rA.
.′170	B10T75	E5	<b>V</b> 9	60/90	Operate rA clear gate, except for
√ <u>170</u>	B10T77	E7	V10	60/90	sign position.
<sup>1</sup> 171	B10 <b>T6</b> 0	A17	V3	60/90	Insert decimal zero in LSD position
√ <del>171</del>	B10T62	C11	V4	60/90	of rA.
~ 172A	B9 <b>T</b> 31	A6	V3	60/90	Set up comparator to perform
√ 172A	B9T29	<b>A</b> 5	V2	60/90	algebraic comparison.*
√ 172B	<b>B9T66</b> .	С3	<b>V</b> 5	60/90	
√172B	B9T64	C1	V4	60/90	

<sup>\*\*</sup> If decimal carry occurs from eleventh digit position, set Overflow FF. If Second Instruction Digit is a minus sign, overflow sets Stop FF.

<sup>\*</sup> If rA > rL, develop CT signal.

Function Table	Chassis	TT	Tube	S/NS	<u>Definition</u>
~185A	C1V77	E5	<b>V</b> 9	60/90	Connect HSB to rL. Operate rL
~185A	C1V83	<b>G</b> 3	V12	60/90	clear gate.
√187	В9Т75	E5 .	<b>V</b> 9	60/90	Connect rL to HSB.
187	B9T40	E3	<b>v</b> 8	60/90	
$\sqrt{188A}$	C5V77	E7	V10	60/90	With < 3 signal. Transfer (rL)
√188A	C5V75	E5	<b>V</b> 9	60/90	to HSB.
/188B	C5V83	G4	V12	60/90	Replace sign digit with a decimal zero. Set TO and STOP FF's after each Time-on minor cycle if IOS is
√ <u>188B</u>	C5V81	G1	<b>V</b> 11	60/90	in "One Addition".
√188C	C5V87	G7	V14	60/90	With ≥ 3 signal. Connect rF to HSB. Step PC upon completion of each
√ 188C	C5V85	G6	V13	60/90	IER-OR CYCLE.
√190	B3T78	E2	<b>V</b> 9	60/90	Connect HSB to rF, and operate rF
√ <del>190</del>	B3T50	E7	<b>V</b> 10	60/90	clear gate.
v192	B5T41	E2	<b>v</b> 8	60/90	Connect rF to HSB.
192	B5T74	E5	<b>V</b> 9	60/90	
193	B3T29	(A3) A4	V1	60/90	Operate extract circuit in rF.*
√ <del>193</del>	B3T28	E5)C5	<b>V</b> 6	60/90	
200	B11 <b>T66</b>	C3	<b>V</b> 5	60/90	Connect CR and CU (000000 00) to HSB.**
√ <u>200</u>	B11 <b>T6</b> 8	C6	V6	60/90	

<sup>\*</sup> Transfer is controlled by (rF). If the LSB of the corresponding digit in rF is a binary zero, the digit from rM is read onto the HSB. If the LSB is a binary one, the digit from rM is replaced with a decimal zero.

<sup>\*\*</sup> The four LSD's of (CR) are merged with eight decimal zeros from CU to make a complete word which is transferred to HSB.

Function Table	<u>Chassis</u>	<u>TT</u>	<u>Tube</u>	<u>s/ns</u>	<u>Definition</u>
·201	B2T26	A2	V1	60/90	Operate HSB CR gate, operate CR clear gate.
^203 	C2V46	G1	V11	60/90	Connect CR1 to CR2. (LH Instruction sets up at t7 of Gamma TO)
203K	C2V28	А3	V1	60/90	To FTOC.
204	C2V83	G4	V12	60/90	Connect CR1 to SR Distributor Line
206	B2T64	Cl	V4	60/90	Supply EP.
206	B2T65	C2	V5	60/90	
<sup>2</sup> 208A	C1V53	<b>G7</b>	V14	60/90	Connect HSB to CC.
208B	C1V51	<b>G</b> 5	V13	60/90	Operate CC clear gate.
<sup>209</sup> A	B11T85	G6	V13	60/90	If Conditional Transfer FF is set, connect HSB to CC.
209B	B11T87	G8	V14	60/90	If CT FF is set, operate CC clear gate.
210	C2V44	E8	V10	60/90	Connect CC to HSB.
210	C2V75	E5	<b>V</b> 9	60/90	
212A	C2V62	A8	V4	60/90	Connect CC to adder min input.
212A	C2V60	<b>A</b> 5	V3	60/90	
212B	C2V71	E3	v8	60/90	Clear CC.
212C	C2V70	C7	V7	60/90	Transfer sum from unbarred adder to CC.
212D	C2V37	C5	V6	60/90	Connect CU (000000 000001) to
212D	C2V66	С3	<b>V</b> 5	60/90	adder sub input.
21 <b>3CK</b>	B8T87	G17	V14,13	-20/+5	Operate shift selector checker.
213	B10T70	C7	٧7	60/90	Step PC once each minor cycle.*
213	B10T73	E3	<b>V8</b>	60/90	

<sup>\*</sup> If PC is advanced in excess of thirteen, an Overshift signal is developed which stops machine operation by setting FT Intermediate Checker FF and TO.

	Function Table	Chassis	TT	<u>Tube</u>	S/NS	<u>Definition</u>
٠	214	B2T51	G4	V12	60/90	Step PC, set TO.
ممن	214	B2T52	G5	V13	60/90	
V		В7Т68	С6	V7	60/90	Supply EP.
ما	215	B7T37	C5	V6	60/90	
1	217	B7T87	G7	V14	60/90	Set Stop FF if Comma Breakpoint
v	<u>/217</u>	в7т85	G6	V13	60/90	switch is depressed.
L	218	B9T 79	Gl	V11	60/90	Set Stop FF.
v	218	B9T44	E <b>7</b>	V10	60/90	
v	226	B10T64	С3	V5	60/90	Set Repeat FF.
ن	226	B10T37	<u>(C5)</u>	V6	60/90	
J	228	B12T87	G7	V14	60/90	Reset Repeat FF at end of IER OR
J	228	B12T85	G6	V13	60/90	CYCLE.
./	236	В9Т85	G5	V13	60/90	Set Stop FF with CT Selector. Switch signals during Q or T
1	236	B9T48	<b>G3</b>	V12	60/90	instructions.
j	244	B7T48	G3	V12	60/90	Set TO at end of IER OR CYCLE.
J	244	B7T79	G1	V11	60/90	
<b>\</b>	245	B5T77	(E16) € 7	V10	60/90	Transfer 4 LSD's of (CC) and
<b>V</b>	245	B5T79	G11)G1	V11	60/90	900000 UO from CU to HSB.
J.	246	C4V56	A2	V1	60/90	If rA or rX comp error occurs, set
5	246	C4V58	A4	V2	60/90	TO at following tl.
-	248	B <b>7T</b> 66	С3	V5	60/90	Connect CR to HSB.
	248	B7T62	A8	V4	60/90	
تميه	401	<b>B2T4</b> 9	E8	<b>V10</b>	60/90	Connect CU (000000 000000) to HSB.
ِ 	401	B2T50	G2	V11	60/90	

Function Table	Chassis	<u>TT</u>	<u>Tube</u>	S/NS	<u>Definition</u>
<b>∕</b> 428	B11 <b>T58</b>	Al	V1	60/90	Operate HSB-AOC.
428	B11 <b>T57</b>	А3	V2	60/90	
<b>√</b> 429	B11 <b>T62</b>	A7	V3	60/90	Operate HSB-OEC.
$\sqrt{429}$	B11 <b>T64</b>	Cl	V4	60/90	
√435A	В3Т48	G4	V12	60/90	Operate adder OE and sum comparison
<sup>J</sup> 435B	ВЗТ46	<b>G</b> 2	V11	60/90	checkers.
604A	B4T42	E4	V9	60/90	Gate LE of FT604 to ending pulse
√604B	B4T54	Al	V 1	60/90	delay.
V 606	B4T31	A6	V3	60/90	Gate "O Select" signal to determine if computer will pass interlock to start transfer operation.*
607	B4T50	· G6	V13	60/90	Gate IRG to pick Interlock relay in Uniservo (n).
√608	B4T64	C1	V4	60/90	Inhibit step PC, supply EP if Uniservo is rewound.
√609 	B4T79	G1	V11	60/90	If Direction Memory agrees with instruction, gate EP to control circuits.
609G	B4T46	Notabe;	test Po	int	To FTIC.
J614	В4Т77	E <b>7</b>	V10	60/90	Gate EP to set Read Forward and Start Read FF's after appropriate delay.
√615	B4T48	G4	V12	60/90	Gate EP to set Write Forward and Start Write FF's after appropriate delay.**

<sup>\*</sup> Computer will pass interlock if: 1. Read Interlock is reset.

<sup>2.</sup> Reversal Memory is reset.

<sup>3.</sup> IO INT-FF is reset.

<sup>4.</sup> First Block Memory is reset.

<sup>5.</sup> No rewind has been initiated within 3 ms.

<sup>\*\*</sup> Length of time before Write Forward FF is set is determined by condition of Reversal Memory.

Function Table	Chassis	<u>II</u>	Tube	<u>s/ns</u>	<u>Definition</u>
<b>/</b> 616	B4T73	E2	V8	60/90	Generate signal to pass Supervisory Control interlock provided that no read, Supervisory Control type-out, or Supervisory Control type-in is in progress.
617	B4T28	A4	V2	60/90	Gate IRP to set Supervisory Control Output FF, set Write Interlock.
√619	в4Т53	<b>G7</b>	V16 U14	60/90	Generate BP signal and supply pulse to initiate Rewind Start circuits.
622 621	B4T66	<b>C</b> 5	V6	+5/-20	Gate IRP as Sequence I Preset.
62 3 629G	в4Т38	C14	V5	<b>3</b> 0/90	Generate nS (servo select) signal from Second Instruction digit.
641+	B5V62	A18	V4,1	+5/-20	Inhibit set of M <sub>1</sub> cores, strobe rI sense amplifiers, and transfer M <sub>2</sub> → M <sub>1</sub> and M <sub>2</sub> → rI. Step rI address counters once for each word transferred until "59" signal occurs, at which time set MTO, step PC, and set TO.
641+	B5V71	E12	v8, 5	+5/-20	·
ν <sub>641</sub>	B5V31	A16	V3,4,1	-20/+5	Permits the rI Preset error to be recognized during PC-2 only in the 3n or 4n instruction.
<b>√</b> 645+	B5V44	E16	V10,9	+5/-20	Operate Input Distributor for type-in.
669	в7Т58	A13	v2 <sub>/</sub> 3	+5/-20	Gate IRP to generate Sequence 0 Preset.
√681+	B4V41	E12	V8, S	+5/-20	Transfer M <sub>3</sub> -> r0. Step r0 address counters once for each word transferred until "59" signal occurs at which time set MTO, step PC, and set TO.
681+	B4 <b>V7</b> 9	G11	V12,9	+5/-20	
ν 681	B4V38	E18	V11/42 12,9	7-20/+5	Permits the rO No Address error to be recognized during PC-2 only of the 5n or 7n instruction.

Function Table	Chassis	TT	<u>Tube</u>	S/NS	<u>Definition</u>
<b>6</b> 85+	B5V81	G12	V12,11	+5/-20	Read $M_3$ , transfer $M_3 \longrightarrow M_4$ , type out digit on SC printer.
~714A	В6Т60	C1 _	V4	60/90	Operate adder for 12-place addition.
$\sqrt{714A}$	B6T31	A6	V3	<b>60/9</b> 0	
√114B	B6T35	С6	V6	<b>6</b> 0/90	
714B	В6Т33	C4	<b>V5</b> ,	60/90	
√714C	В6Т77	E3	87	60/90	
√714C	В6Т44	Ę2	V7	60/90	
<b>7</b> 37	C2V87	G8	V14	60/90	Enables a tl pulse to reset the
√ <del>737</del>	C2V85	G6	V13	<b>60/</b> 90	Overflow flip-flop.
816+	B <b>7</b> V30	A15	V3, /	+5/-20	When the rZW tens and units counters
€ <del>816+</del>	B7V67	C15,	V6, 4	+5/-20	read zero, gate a t59 to set MTO.*#
V817+	B <b>7</b> V46	G12	V11,9	+5/-20	Preset rZW units counter to the
817-	B7U50	917	V13,14,11	15/-20	elevens complement of the 2nd In- struction Digit. When counter reads
√ <del>817+</del>	B <b>7</b> V52	G18	V14,12,	+5/-20	zero, gate t59 to set MTO.
818+	B6V62	A17	V4,3	+5/-20	Enable the set of the rZW Read FF. When MTO is set, supply EP at
₩ <del>818+</del>	B6V64	C12	V5, 6	+5/-20	following tl.
√819+	B3V76	E3	V9,8	+5/-20	Strobe rZW sense amplifiers.
¥820+	B2V27	A12	V1,2	+5/-20	Enable set of rM, rZW Read/Write FF's, set M <sub>1</sub> cores.
<i>∨</i> 821+	B2V37	C15	۷6, S	+5/-20	Generate Strobe rM signal.
<i>∨</i> 823+	B3V55	C17	v2, /	+5/-20	Develop Staticize Pulse, Read M <sub>1</sub>
<b>√823</b>	B3V83	G16	V14	60/90	cores, $M_1 \longrightarrow PS$ , $M_1$ to staticizer.

<sup>\*</sup> If 2nd Instruction Digit is a 7, 8, 9, or 0, treat instruction as a Skip if Compatibility switch is set to Univac II.

<sup>#</sup> If Compatibility switch is set to Univac I, the rZW tens counter is preset to zero.

Function Table	Chassis	TT	Tube	S/NS	Definition
-		A 7	V4		DETTRICTOR
√824B	B2V31	(A16)	<b>V</b> 3	+5/-20	Develop Serialize Pulse, Read $M_1$ Cores, $M_1 \longrightarrow PS$ , $M_1 \longrightarrow Serializer$ .
≈824A	B2V79	E1656	V11	60/90	Operate rM -> HSB "extract" circuits.
824A	B2V51	G8	V14	60/90	01104108.
825-	B4V55	A11	V1, 2	-25/gnd	Set MTO. X
825-	B4V59	C11	V4,3	-25/gnd	Х
.#826+ 	B3V37	C15	V7, 6	+5/-20	Set rM and rZW Read/Write FF's, Set M <sub>1</sub> cores.
✓ 827+	B2V74	E18	V10,9	+5/-20	Set BCM to RM.
√ <del>827+</del>	B2V69	C18	٧7,8	+5/-20	
L 829+	B2V81	G2412	V12,1	3+5/ <b>-</b> 20	Transfer $M_1 \rightarrow M_3$ .
× 831	В9Т54	Al	<b>V</b> 1	60/90	Complement the operation of the
√ <del>831</del>	B9T87	G7	V14	60/90	"extract" circuit.*
√832	В9Т37	C6	V6	60/90	Disconnect CU (000000 000000) input to "extract" circuit, connect rA.
√ <del>832</del>	B9T70	C7	V7	60/90	
833+	B6V79	G1	V11/2	+5/-20	Step rM counters and rZW units counter once each minor cycle until
<i>i</i> <del>833+</del>	B6V86	<b>G7</b>	V14/3	+5/-20	rZW units counter reads zero.
- 850	C1V47	Gl	V11	60/90	Connect CC to SR via CR2.#
860+	B7V71	E12	<b>VB</b> , 7	+5/-20	Operate rM address exceeded and
₹/860	B7V26	E11	V7	+30/+90	preset checkers.
v 861A	B7T47	C17	V10 , 1	-20/+5	Inhibit rM line drivers.
√ <del>861A</del>	B <b>7</b> T41	É12	V8, 1	-20/+5	
√861B	B7T72	A // E14	v9 v:	+30/+90	
Dummy 1	B8V26		₩	60/90	Enforce order of "eveness" in
		912	VIZ		FTOC.

<sup>#</sup> RH Instruction set up at t7 of Delta TO.